{"id":"https://openalex.org/W2136508068","doi":"https://doi.org/10.1109/isscc.2008.4523224","title":"E2: Can Multicore Integration Justify the Increased Cost of Process Scalling?","display_name":"E2: Can Multicore Integration Justify the Increased Cost of Process Scalling?","publication_year":2008,"publication_date":"2008-02-01","ids":{"openalex":"https://openalex.org/W2136508068","doi":"https://doi.org/10.1109/isscc.2008.4523224","mag":"2136508068"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2008.4523224","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2008.4523224","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019737131","display_name":"Thucydides Xanthopoulos","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095037","display_name":"Cavium (United States)","ror":"https://ror.org/00qbcq685","country_code":"US","type":"company","lineage":["https://openalex.org/I4210095037"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Thucydides Xanthopoulos","raw_affiliation_strings":["Cavium Networks, Marlborough, MA, USA","Cavium Networks, Marlboro, MA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cavium Networks, Marlborough, MA, USA","institution_ids":["https://openalex.org/I4210095037"]},{"raw_affiliation_string":"Cavium Networks, Marlboro, MA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003487892","display_name":"Don Draper","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095722","display_name":"Rambus (United States)","ror":"https://ror.org/00pn5a327","country_code":"US","type":"company","lineage":["https://openalex.org/I4210095722"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Don Draper","raw_affiliation_strings":["Rambus, Inc., Los Altos, CA, USA","Rambus, Los Altos, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rambus, Inc., Los Altos, CA, USA","institution_ids":["https://openalex.org/I4210095722"]},{"raw_affiliation_string":"Rambus, Los Altos, CA","institution_ids":["https://openalex.org/I4210095722"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"396","last_page":"397"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9822999835014343,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7709172964096069},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6680011749267578},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.6276829242706299},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5765496492385864},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5362675786018372},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4901629388332367},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.4864223003387451},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.48182597756385803},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4816792905330658},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.44080421328544617},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3386266827583313},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3240087628364563},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20694148540496826},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.19720867276191711},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1825968325138092}],"concepts":[{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7709172964096069},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6680011749267578},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.6276829242706299},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5765496492385864},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5362675786018372},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4901629388332367},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.4864223003387451},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.48182597756385803},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4816792905330658},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.44080421328544617},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3386266827583313},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3240087628364563},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20694148540496826},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.19720867276191711},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1825968325138092}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2008.4523224","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2008.4523224","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W3023876411","https://openalex.org/W123152114","https://openalex.org/W2065289416","https://openalex.org/W2017236304","https://openalex.org/W3142211975","https://openalex.org/W3004013051","https://openalex.org/W2115579119","https://openalex.org/W2136854845","https://openalex.org/W1879443270","https://openalex.org/W2018912978"],"abstract_inverted_index":{"In":[0],"the":[1,8,12,36,39,105,112],"last":[2],"few":[3],"years":[4],"processors":[5],"have":[6,48],"hit":[7],"power":[9],"wall":[10],"and":[11,41,64,80,99],"GHz":[13],"race":[14],"is":[15,20],"effectively":[16],"over.":[17],"Process":[18],"scaling":[19],"yielding":[21],"little":[22],"more":[23,29,45,63,65],"value":[24],"than":[25],"higher":[26],"integration,":[27],"providing":[28],"die":[30],"space":[31],"for":[32,44],"extra":[33],"components.":[34],"At":[35],"same":[37],"time,":[38],"design":[40,94],"manufacturing":[42],"costs":[43],"advanced":[46],"processes":[47],"increased":[49],"dramatically.":[50],"The":[51],"primary":[52],"performance":[53],"advantage":[54],"of":[55,93,107],"new":[56],"process":[57],"nodes":[58],"has":[59],"turned":[60],"into":[61],"integrating":[62],"CPU":[66],"cores":[67],"each":[68],"generation.":[69],"Yet":[70],"integration":[71],"issues,":[72],"on-chip":[73],"connectivity":[74],"challenges,":[75],"off-chip":[76],"bandwidth":[77],"demands,":[78],"testing":[79],"software":[81],"conspire":[82],"to":[83,97],"make":[84],"this":[85],"multi-core":[86],"direction":[87],"an":[88],"expensive":[89],"one":[90],"in":[91],"terms":[92],"effort,":[95],"time":[96],"market":[98],"platform":[100],"challenges.":[101],"How":[102],"long":[103],"will":[104],"benefits":[106],"core":[108],"count":[109],"expansion":[110],"outweigh":[111],"costs?":[113]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}