{"id":"https://openalex.org/W2122497527","doi":"https://doi.org/10.1109/isscc.2008.4523220","title":"A 32kb 10T Subthreshold SRAM Array with Bit-Interleaving and Differential Read Scheme in 90nm CMOS","display_name":"A 32kb 10T Subthreshold SRAM Array with Bit-Interleaving and Differential Read Scheme in 90nm CMOS","publication_year":2008,"publication_date":"2008-02-01","ids":{"openalex":"https://openalex.org/W2122497527","doi":"https://doi.org/10.1109/isscc.2008.4523220","mag":"2122497527"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2008.4523220","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2008.4523220","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045028723","display_name":"Ik\u2010Joon Chang","orcid":"https://orcid.org/0000-0002-8871-8695"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ik Joon Chang","raw_affiliation_strings":["Purdue University, West Lafayette, IN, USA","Purdue Univ., West LaFayette, IN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Purdue Univ., West LaFayette, IN","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003219699","display_name":"Jae\u2010Joon Kim","orcid":"https://orcid.org/0000-0001-5175-8258"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jae-Joon Kim","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","IBM T.J Watson, Yorktown Heights, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]},{"raw_affiliation_string":"IBM T.J Watson, Yorktown Heights, NY","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068099554","display_name":"Sang Phill Park","orcid":"https://orcid.org/0000-0002-2951-8474"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sang Phill Park","raw_affiliation_strings":["Purdue University, West Lafayette, IN, USA","Purdue Univ., West LaFayette, IN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Purdue Univ., West LaFayette, IN","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031161187","display_name":"Kaushik Roy","orcid":"https://orcid.org/0000-0002-0735-9695"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kaushik Roy","raw_affiliation_strings":["Purdue University, West Lafayette, IN, USA","Purdue Univ., West LaFayette, IN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Purdue Univ., West LaFayette, IN","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":16.2804,"has_fulltext":false,"cited_by_count":123,"citation_normalized_percentile":{"value":0.99400133,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"388","last_page":"622"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7571946978569031},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.6809971332550049},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5983594059944153},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.578633725643158},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5754410028457642},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.574799656867981},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.5144870281219482},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.43704694509506226},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.43194544315338135},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4301840662956238},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.41601887345314026},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3652452826499939},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2946932911872864},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2248416543006897},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.22323331236839294}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7571946978569031},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.6809971332550049},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5983594059944153},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.578633725643158},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5754410028457642},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.574799656867981},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.5144870281219482},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.43704694509506226},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.43194544315338135},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4301840662956238},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.41601887345314026},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3652452826499939},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2946932911872864},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2248416543006897},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.22323331236839294},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isscc.2008.4523220","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2008.4523220","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"},{"id":"pmh:oai:docs.lib.purdue.edu:ecepubs-1008","is_oa":false,"landing_page_url":"https://docs.lib.purdue.edu/ecepubs/9","pdf_url":null,"source":{"id":"https://openalex.org/S4377196310","display_name":"Purdue e-Pubs (Purdue University System)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801333002","host_organization_name":"Purdue University System","host_organization_lineage":["https://openalex.org/I2801333002"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Department of Electrical and Computer Engineering Faculty Publications","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W89786321","https://openalex.org/W1661368752","https://openalex.org/W2002038549","https://openalex.org/W2017195664","https://openalex.org/W2067168777","https://openalex.org/W2078755136","https://openalex.org/W2095913060","https://openalex.org/W2106339466","https://openalex.org/W2114131053","https://openalex.org/W2127190809","https://openalex.org/W2144289559","https://openalex.org/W2546044294","https://openalex.org/W2788118981","https://openalex.org/W6654702436"],"related_works":["https://openalex.org/W1534657026","https://openalex.org/W2031972468","https://openalex.org/W2117824263","https://openalex.org/W1510452813","https://openalex.org/W2128000918","https://openalex.org/W2918058197","https://openalex.org/W2134421493","https://openalex.org/W2489257435","https://openalex.org/W1909493995","https://openalex.org/W2924345281"],"abstract_inverted_index":{"The":[0,12,39,92],"paper":[1],"presents":[2],"an":[3],"SRAM":[4,13,45],"array":[5],"with":[6,98],"bit":[7],"interleaving":[8],"and":[9,36,56,135],"read":[10],"scheme.":[11],"test-chip":[14],"is":[15,46,68,80,132,138],"fabricated":[16],"in":[17,64,88],"a":[18,65,99],"90nm":[19],"CMOS":[20],"technology.":[21],"For":[22],"leakage":[23,40,72,90],"comparison,":[24],"49":[25],"kb":[26],"arrays":[27],"are":[28],"implemented":[29],"for":[30],"both":[31],"the":[32,51,70,74,77,84,89,111,129],"conventional":[33],"6T":[34,52],"cell":[35,53,78],"10T":[37],"cell.":[38,66],"power":[41,136],"consumption":[42,137],"of":[43,50,86,108],"this":[44],"close":[47],"to":[48,76,118],"that":[49],"(between":[54],"0.96times":[55],"1.1times)":[57],"even":[58],"though":[59],"it":[60],"has":[61],"extra":[62],"transistors":[63],"This":[67],"because":[69],"subthreshold":[71],"from":[73],"bitline":[75],"node":[79],"drastically":[81],"reduced":[82],"by":[83],"stacking":[85],"devices":[87],"path.":[91],"design":[93],"operates":[94],"at":[95,121],"31.25":[96],"kHz":[97],"0.18":[100],"V":[101,112,120,123,124],"supply.":[102],"With":[103],"more":[104],"aggressive":[105],"wordline":[106],"boosting":[107],"80":[109],"mV,":[110],"<sub":[113,125],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[114,126],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DD</sub>":[115,127],"scales":[116],"down":[117],"0.16":[119,122],",":[128],"operating":[130],"frequency":[131],"500":[133],"Hz":[134],"0.123":[139],"muW.":[140]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":10},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":8},{"year":2012,"cited_by_count":16}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}