{"id":"https://openalex.org/W2073043895","doi":"https://doi.org/10.1109/isscc.2008.4523139","title":"A 10.3125Gb/s Burst-Mode CDR Circuit using a \u00bf\u00bf DAC","display_name":"A 10.3125Gb/s Burst-Mode CDR Circuit using a \u00bf\u00bf DAC","publication_year":2008,"publication_date":"2008-02-01","ids":{"openalex":"https://openalex.org/W2073043895","doi":"https://doi.org/10.1109/isscc.2008.4523139","mag":"2073043895"},"language":"es","primary_location":{"id":"doi:10.1109/isscc.2008.4523139","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2008.4523139","pdf_url":null,"source":{"id":"https://openalex.org/S4210210374","display_name":"Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference","issn_l":"0193-6530","issn":["0193-6530","2376-8606"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111743385","display_name":"Jun Terada","orcid":null},"institutions":[{"id":"https://openalex.org/I4210105847","display_name":"NTT Basic Research Laboratories","ror":"https://ror.org/01m2pas06","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210105847"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Jun Terada","raw_affiliation_strings":["NTT, Atsugi, Japan","NTT, Atsugi"],"affiliations":[{"raw_affiliation_string":"NTT, Atsugi, Japan","institution_ids":["https://openalex.org/I4210105847"]},{"raw_affiliation_string":"NTT, Atsugi","institution_ids":["https://openalex.org/I4210105847"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108259270","display_name":"Kazuyoshi Nishimura","orcid":null},"institutions":[{"id":"https://openalex.org/I4210105847","display_name":"NTT Basic Research Laboratories","ror":"https://ror.org/01m2pas06","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210105847"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazuyoshi Nishimura","raw_affiliation_strings":["NTT, Atsugi, Japan","NTT, Atsugi"],"affiliations":[{"raw_affiliation_string":"NTT, Atsugi, Japan","institution_ids":["https://openalex.org/I4210105847"]},{"raw_affiliation_string":"NTT, Atsugi","institution_ids":["https://openalex.org/I4210105847"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020980711","display_name":"S. Kimura","orcid":"https://orcid.org/0000-0001-7878-9564"},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shunji Kimura","raw_affiliation_strings":["NTT, Chiba, Japan","NTT Chiba, Japan"],"affiliations":[{"raw_affiliation_string":"NTT, Chiba, Japan","institution_ids":["https://openalex.org/I2251713219"]},{"raw_affiliation_string":"NTT Chiba, Japan","institution_ids":["https://openalex.org/I2251713219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077471241","display_name":"Hiroaki Katsurai","orcid":"https://orcid.org/0009-0002-8115-3860"},"institutions":[{"id":"https://openalex.org/I4210105847","display_name":"NTT Basic Research Laboratories","ror":"https://ror.org/01m2pas06","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210105847"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroaki Katsurai","raw_affiliation_strings":["NTT, Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"NTT, Atsugi, Japan","institution_ids":["https://openalex.org/I4210105847"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110054405","display_name":"Naoto Yoshimoto","orcid":null},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Naoto Yoshimoto","raw_affiliation_strings":["NTT, Chiba, Japan","NTT Chiba, Japan"],"affiliations":[{"raw_affiliation_string":"NTT, Chiba, Japan","institution_ids":["https://openalex.org/I2251713219"]},{"raw_affiliation_string":"NTT Chiba, Japan","institution_ids":["https://openalex.org/I2251713219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111994345","display_name":"Yusuke Ohtomo","orcid":null},"institutions":[{"id":"https://openalex.org/I4210105847","display_name":"NTT Basic Research Laboratories","ror":"https://ror.org/01m2pas06","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210105847"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yusuke Ohtomo","raw_affiliation_strings":["NTT, Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"NTT, Atsugi, Japan","institution_ids":["https://openalex.org/I4210105847"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5111743385"],"corresponding_institution_ids":["https://openalex.org/I4210105847"],"apc_list":null,"apc_paid":null,"fwci":0.7267,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.73498406,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"226","last_page":"609"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7416329383850098},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6207231283187866},{"id":"https://openalex.org/keywords/burst-mode","display_name":"Burst mode (computing)","score":0.5719622373580933},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45773082971572876},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.42756617069244385},{"id":"https://openalex.org/keywords/bicmos","display_name":"BiCMOS","score":0.42185163497924805},{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.4137815535068512},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38366881012916565},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3726951777935028},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.31744569540023804},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2771967947483063},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.15232804417610168}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7416329383850098},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6207231283187866},{"id":"https://openalex.org/C2779760598","wikidata":"https://www.wikidata.org/wiki/Q1017053","display_name":"Burst mode (computing)","level":2,"score":0.5719622373580933},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45773082971572876},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.42756617069244385},{"id":"https://openalex.org/C62427370","wikidata":"https://www.wikidata.org/wiki/Q173416","display_name":"BiCMOS","level":4,"score":0.42185163497924805},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.4137815535068512},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38366881012916565},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3726951777935028},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.31744569540023804},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2771967947483063},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.15232804417610168}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2008.4523139","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2008.4523139","pdf_url":null,"source":{"id":"https://openalex.org/S4210210374","display_name":"Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference","issn_l":"0193-6530","issn":["0193-6530","2376-8606"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1489234733","https://openalex.org/W1599994156","https://openalex.org/W2098353248","https://openalex.org/W2129102896","https://openalex.org/W2535092445","https://openalex.org/W2799067801","https://openalex.org/W2925163815","https://openalex.org/W6679203573"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2112122923","https://openalex.org/W3133402311","https://openalex.org/W2789011290","https://openalex.org/W2002161018","https://openalex.org/W2103905576","https://openalex.org/W3143297004","https://openalex.org/W2151157957"],"abstract_inverted_index":{"The":[0,11,34],"CDR":[1,68,93,118,135],"circuit":[2,69,94,136],"is":[3,40],"fabricated":[4],"in":[5,37,42],"0.25":[6],"mum":[7],"SiGe":[8],"BiCMOS":[9],"technology.":[10],"low-speed":[12],"digital":[13],"blocks,":[14],"such":[15,61],"as":[16,62],"the":[17,20,23,26,38,43,132,143,148],"frequency":[18],"detector,":[19],"up/down":[21],"counter,":[22],"modulator,":[24],"and":[25,53,84,104,126,146],"dither":[27],"generator,":[28],"are":[29,58,114],"developed":[30],"using":[31,120],"CMOS":[32],"transistors.":[33],"LPF":[35],"used":[36],"DAC":[39],"integrated":[41],"chip.":[44],"Two":[45],"power":[46],"supplies,":[47],"3.3":[48],"V":[49,55],"for":[50,56,70],"bipolar":[51],"transistors":[52],"1.8":[54],"CMOS,":[57],"used.":[59],"PONs":[60],"10G-EPON":[63],"systems":[64],"require":[65],"a":[66,91,117,121],"burst-mode":[67,92],"upstream":[71],"transmission":[72,149],"that":[73],"has":[74],"an":[75],"instantaneous":[76,96,138],"response,":[77],"tolerance":[78,101,106],"to":[79],"long":[80],"consecutive-identical":[81],"digits":[82],"(CIDs),":[83],"high":[85],"jitter":[86,105],"tolerance.":[87],"In":[88],"this":[89],"paper,":[90],"achieves":[95],"locking":[97],"of":[98,102,107,131],"1b,":[99],"CID":[100],"160b,":[103],"0.27UIpp":[108],"at":[109],"10.3125Gb/s":[110],"operation.":[111],"These":[112],"characteristics":[113],"provided":[115],"by":[116],"architecture":[119,130],"single":[122],"gated":[123],"VCO":[124],"(GVCO)":[125],"DeltaSigma":[127],"DAC.The":[128],"simple":[129],"GVCO-based":[133],"bust-mode":[134],"provides":[137],"phase":[139],"locking,":[140],"which":[141],"reduces":[142],"overhead":[144],"time":[145],"increases":[147],"efficiency.":[150]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}