{"id":"https://openalex.org/W2096805904","doi":"https://doi.org/10.1109/isscc.2008.4523072","title":"A 65nm 2-Billion-Transistor Quad-Core Itanium\u00ae Processor","display_name":"A 65nm 2-Billion-Transistor Quad-Core Itanium\u00ae Processor","publication_year":2008,"publication_date":"2008-02-01","ids":{"openalex":"https://openalex.org/W2096805904","doi":"https://doi.org/10.1109/isscc.2008.4523072","mag":"2096805904"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2008.4523072","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2008.4523072","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075432650","display_name":"Blaine Stackhouse","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Blaine Stackhouse","raw_affiliation_strings":["Intel Corporation, Fort Collins, CO, USA","Intel, Hudson, MD"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hudson, MD","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007049726","display_name":"B.S. Cherkauer","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brian Cherkauer","raw_affiliation_strings":["Intel Corporation, Fort Collins, CO, USA","Intel, Hudson, MD"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hudson, MD","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086905630","display_name":"Mike Gowan","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mike Gowan","raw_affiliation_strings":["Intel Corporation, Fort Collins, CO, USA","Intel, Hudson, MD"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hudson, MD","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019901273","display_name":"P.E. Gronowski","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Paul Gronowski","raw_affiliation_strings":["Intel Corporation, Hudson, MA, USA","Intel, Hudson, MA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hudson, MA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5097148003","display_name":"Chris Lyles","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chris Lyles","raw_affiliation_strings":["Intel Corporation, Fort Collins, CO, USA","Intel, Fort Collins, CO"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Fort Collins, CO","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5075432650"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":16.6472,"has_fulltext":false,"cited_by_count":62,"citation_normalized_percentile":{"value":0.99439816,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"92","last_page":"598"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6070060729980469},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.603496253490448},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5160369873046875},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5040044188499451},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.45352208614349365},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.453330397605896},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.45096734166145325},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4167071580886841},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37951695919036865},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.2996048927307129},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26219379901885986},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15982550382614136},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.15573087334632874}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6070060729980469},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.603496253490448},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5160369873046875},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5040044188499451},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.45352208614349365},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.453330397605896},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.45096734166145325},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4167071580886841},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37951695919036865},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.2996048927307129},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26219379901885986},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15982550382614136},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.15573087334632874},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2008.4523072","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2008.4523072","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7599999904632568,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2123920772","https://openalex.org/W2125117969","https://openalex.org/W2141425839"],"related_works":["https://openalex.org/W2132842408","https://openalex.org/W2109715593","https://openalex.org/W2082464566","https://openalex.org/W2088347047","https://openalex.org/W2885593210","https://openalex.org/W2011909241","https://openalex.org/W2072955902","https://openalex.org/W2404820046","https://openalex.org/W2163234350","https://openalex.org/W2478354953"],"abstract_inverted_index":{"The":[0,10,32,42],"next":[1],"generation":[2],"in":[3,27],"the":[4,48,54],"Itanium":[5],"processor":[6,11],"family":[7],"is":[8,44],"introduced.":[9],"has":[12],"4":[13],"dual-threaded":[14],"cores":[15,49],"integrated":[16],"on":[17],"die":[18,37],"with":[19,59],"a":[20,60],"system":[21,55],"interface":[22,56],"and":[23,53],"30MB":[24],"of":[25,65],"cache":[26],"an":[28],"8M":[29],"65nm":[30],"process.":[31],"21.5times32.5mm":[33],"<sup":[34],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[35],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[36],"contains":[38],"2.05":[39],"billion":[40],"transistors.":[41],"silicon":[43],"designed":[45],"to":[46,51],"operate":[47],"up":[50],"2.0GHz":[52],"at":[57,67],"2.4GHz,":[58],"thermal":[61],"design":[62],"power":[63],"(TDP)":[64],"170W":[66],"110degC.":[68]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}