{"id":"https://openalex.org/W1988959926","doi":"https://doi.org/10.1109/isscc.2008.4523068","title":"Implementation of a Third-Generation 16-Core 32-Thread Chip-Multithreading SPARCs\u00ae Processor","display_name":"Implementation of a Third-Generation 16-Core 32-Thread Chip-Multithreading SPARCs\u00ae Processor","publication_year":2008,"publication_date":"2008-02-01","ids":{"openalex":"https://openalex.org/W1988959926","doi":"https://doi.org/10.1109/isscc.2008.4523068","mag":"1988959926"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2008.4523068","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2008.4523068","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057411329","display_name":"Georgios Konstadinidis","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Georgios Konstadinidis","raw_affiliation_strings":["Sun MicroSystems, Inc.orporated, Santa Clara, CA, USA","Sun Microsyst., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Sun MicroSystems, Inc.orporated, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsyst., Santa Clara, CA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075181146","display_name":"Mamun Rashid","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mamun Rashid","raw_affiliation_strings":["Sun MicroSystems, Inc.orporated, Santa Clara, CA, USA","Sun Microsyst., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Sun MicroSystems, Inc.orporated, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsyst., Santa Clara, CA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109968764","display_name":"Peter F. Lai","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peter F. Lai","raw_affiliation_strings":["Sun MicroSystems, Inc.orporated, Santa Clara, CA, USA","Sun Microsyst., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Sun MicroSystems, Inc.orporated, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsyst., Santa Clara, CA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048582869","display_name":"Yukio Otaguro","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yukio Otaguro","raw_affiliation_strings":["Sun MicroSystems, Inc.orporated, Santa Clara, CA, USA","Sun Microsyst., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Sun MicroSystems, Inc.orporated, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsyst., Santa Clara, CA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029422289","display_name":"Yannis Orginos","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yannis Orginos","raw_affiliation_strings":["Sun MicroSystems, Inc.orporated, Santa Clara, CA, USA","Sun Microsyst., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Sun MicroSystems, Inc.orporated, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsyst., Santa Clara, CA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000993753","display_name":"Sudhendra Parampalli","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudhendra Parampalli","raw_affiliation_strings":["Sun MicroSystems, Inc.orporated, Santa Clara, CA, USA","Sun Microsyst., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Sun MicroSystems, Inc.orporated, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsyst., Santa Clara, CA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000055374","display_name":"Mark Steigerwald","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Steigerwald","raw_affiliation_strings":["Sun MicroSystems, Inc.orporated, Santa Clara, CA, USA","Sun Microsyst., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Sun MicroSystems, Inc.orporated, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsyst., Santa Clara, CA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111585585","display_name":"Shriram Gundala","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shriram Gundala","raw_affiliation_strings":["Sun MicroSystems, Inc.orporated, Santa Clara, CA, USA","Sun Microsyst., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Sun MicroSystems, Inc.orporated, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsyst., Santa Clara, CA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006680922","display_name":"Rambabu Pyapali","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rambabu Pyapali","raw_affiliation_strings":["Sun MicroSystems, Inc.orporated, Santa Clara, CA, USA","Sun Microsyst., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Sun MicroSystems, Inc.orporated, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsyst., Santa Clara, CA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033210993","display_name":"L. Rarick","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Leonard Rarick","raw_affiliation_strings":["Sun MicroSystems, Inc.orporated, Santa Clara, CA, USA","Sun Microsyst., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Sun MicroSystems, Inc.orporated, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsyst., Santa Clara, CA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073686732","display_name":"Ilyas Elkin","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ilyas Elkin","raw_affiliation_strings":["Sun MicroSystems, Inc.orporated, Santa Clara, CA, USA","Sun Microsyst., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Sun MicroSystems, Inc.orporated, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsyst., Santa Clara, CA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110234042","display_name":"Yuefei Ge","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuefei Ge","raw_affiliation_strings":["Sun MicroSystems, Inc.orporated, Santa Clara, CA, USA","Sun Microsyst., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Sun MicroSystems, Inc.orporated, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsyst., Santa Clara, CA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053036341","display_name":"Ishwar Parulkar","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ishwar Parulkar","raw_affiliation_strings":["Sun MicroSystems, Inc.orporated, Santa Clara, CA, USA","Sun Microsyst., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Sun MicroSystems, Inc.orporated, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsyst., Santa Clara, CA","institution_ids":["https://openalex.org/I1342911587"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":13,"corresponding_author_ids":["https://openalex.org/A5057411329"],"corresponding_institution_ids":["https://openalex.org/I1342911587"],"apc_list":null,"apc_paid":null,"fwci":3.1195,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.91780929,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"84","last_page":"597"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.8152585029602051},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.7517412900924683},{"id":"https://openalex.org/keywords/simultaneous-multithreading","display_name":"Simultaneous multithreading","score":0.7430616617202759},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6611746549606323},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5256365537643433},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.519878625869751},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.48065054416656494},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.47286009788513184},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.4516748785972595},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44957858324050903},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.44863811135292053},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4376399517059326},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.4236093759536743},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3650633692741394},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2285453975200653},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1984325349330902},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.18036386370658875},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.11880385875701904},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.11802363395690918}],"concepts":[{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.8152585029602051},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.7517412900924683},{"id":"https://openalex.org/C85717602","wikidata":"https://www.wikidata.org/wiki/Q82178","display_name":"Simultaneous multithreading","level":4,"score":0.7430616617202759},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6611746549606323},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5256365537643433},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.519878625869751},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.48065054416656494},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.47286009788513184},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.4516748785972595},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44957858324050903},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.44863811135292053},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4376399517059326},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.4236093759536743},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3650633692741394},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2285453975200653},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1984325349330902},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.18036386370658875},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.11880385875701904},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.11802363395690918},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2008.4523068","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2008.4523068","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7799999713897705,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2005646196","https://openalex.org/W2166766585"],"related_works":["https://openalex.org/W2118532220","https://openalex.org/W4240807263","https://openalex.org/W2913446311","https://openalex.org/W1532726325","https://openalex.org/W2115561485","https://openalex.org/W2354938433","https://openalex.org/W3142147837","https://openalex.org/W1987511199","https://openalex.org/W2546524276","https://openalex.org/W2133675875"],"abstract_inverted_index":{"This":[0,113],"third-generation":[1],"chip-multithreading":[2],"(CMT)":[3],"SPARC":[4],"processor":[5],"is":[6,12,72,115],"targeted":[7],"for":[8,14],"high-performance":[9],"servers,":[10],"and":[11,17,28,52,59,80,104],"optimized":[13],"both":[15],"single-":[16],"multi-threaded":[18],"applications.":[19],"The":[20,66],"architecture":[21],"highlights":[22],"are":[23],"provided":[24],"in":[25,47,74,117],"[M.":[26],"Tremblay":[27],"S.":[29],"Chaudhry,":[30],"2008],":[31],"while":[32],"this":[33],"paper":[34],"focuses":[35],"on":[36],"the":[37,57],"physical":[38],"implementation":[39],"aspects,":[40],"providing":[41],"an":[42],"overview":[43],"of":[44,86,92,111],"circuit":[45,60],"innovations":[46],"memory":[48],"arrays,":[49],"register":[50],"files,":[51],"floating-point":[53],"hardware":[54],"that":[55],"boost":[56],"performance":[58],"robustness":[61],"with":[62],"low":[63],"area":[64],"overhead.":[65],"396mm":[67],"<sup":[68],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[69],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[70],"chip":[71],"fabricated":[73],"a":[75,83,89,108],"11M":[76],"65nm":[77],"CMOS":[78],"process":[79],"operates":[81],"at":[82,94,101],"nominal":[84],"frequency":[85],"2.3GHz,":[87],"consuming":[88],"maximum":[90],"power":[91,105],"250W":[93],"1.2V.":[95],"Power-management":[96],"techniques":[97],"include":[98],"clock":[99],"gating":[100],"core-cluster":[102],"level":[103],"throttling":[106],"through":[107],"single-thread-issue":[109],"mode":[110,114],"operation.":[112],"used":[116],"power-constrained":[118],"systems":[119],"without":[120],"sacrificing":[121],"single-thread":[122],"performance.":[123]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}