{"id":"https://openalex.org/W1997366541","doi":"https://doi.org/10.1109/isscc.2007.373581","title":"A 33.6-to-33.8Gb/s Burst-Mode CDR in 90nm CMOS","display_name":"A 33.6-to-33.8Gb/s Burst-Mode CDR in 90nm CMOS","publication_year":2007,"publication_date":"2007-02-01","ids":{"openalex":"https://openalex.org/W1997366541","doi":"https://doi.org/10.1109/isscc.2007.373581","mag":"1997366541"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2007.373581","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2007.373581","pdf_url":null,"source":{"id":"https://openalex.org/S4210210374","display_name":"Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference","issn_l":"0193-6530","issn":["0193-6530","2376-8606"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047201079","display_name":"Lan-Chou Cho","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Lan-Chou Cho","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan","National Taiwan University, Taipei,"],"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"National Taiwan University, Taipei,","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069167672","display_name":"Chihun Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chihun Lee","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan","National Taiwan University, Taipei,"],"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"National Taiwan University, Taipei,","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064663968","display_name":"Shen-Iuan Liu","orcid":"https://orcid.org/0000-0002-3765-2948"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shen-Iuan Liu","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan","National Taiwan University, Taipei,"],"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"National Taiwan University, Taipei,","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5047201079"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":1.0537,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.77432809,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"48","last_page":"586"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9003280997276306},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.844272255897522},{"id":"https://openalex.org/keywords/burst-mode","display_name":"Burst mode (computing)","score":0.6460919976234436},{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.5807496309280396},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.5522435307502747},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4618232846260071},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4156343340873718},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3490186035633087},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.23595699667930603},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1958237588405609}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9003280997276306},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.844272255897522},{"id":"https://openalex.org/C2779760598","wikidata":"https://www.wikidata.org/wiki/Q1017053","display_name":"Burst mode (computing)","level":2,"score":0.6460919976234436},{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.5807496309280396},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.5522435307502747},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4618232846260071},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4156343340873718},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3490186035633087},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.23595699667930603},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1958237588405609}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2007.373581","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2007.373581","pdf_url":null,"source":{"id":"https://openalex.org/S4210210374","display_name":"Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference","issn_l":"0193-6530","issn":["0193-6530","2376-8606"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6899999976158142,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322410","display_name":"MediaTek","ror":"https://ror.org/05g9jck81"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1489234733","https://openalex.org/W1994465841","https://openalex.org/W2155048225","https://openalex.org/W2925163815","https://openalex.org/W4233105388","https://openalex.org/W6814436970"],"related_works":["https://openalex.org/W2070109416","https://openalex.org/W1523213765","https://openalex.org/W2040399070","https://openalex.org/W2388316590","https://openalex.org/W4388486464","https://openalex.org/W2121182846","https://openalex.org/W2902200568","https://openalex.org/W2380576078","https://openalex.org/W2122998409","https://openalex.org/W2030443651"],"abstract_inverted_index":{"A":[0],"33.6-to-33.8":[1],"Gb/s":[2],"burst-mode":[3],"CDR":[4,47],"circuit":[5],"is":[6,42],"realized":[7],"in":[8],"90nm":[9],"CMOS":[10],"technology.":[11],"The":[12],"LC":[13],"gated":[14],"VCO,":[15],"the":[16,19,24,34,39,70],"phase":[17],"selector":[18],"input":[20],"matching":[21],"circuit,":[22],"and":[23],"wideband":[25],"data":[26,41],"buffer":[27],"are":[28],"discussed.":[29],"With":[30],"2n-1":[31],"PRBS":[32],"input,":[33],"measured":[35],"rms":[36],"jitter":[37],"for":[38],"recovered":[40],"1.15ps":[43],"at":[44],"33.72Gb/s.":[45],"This":[46],"can":[48],"tolerate":[49],"31":[50],"consecutive":[51],"identical":[52],"bits":[53],"with":[54],"a":[55,66],"locking":[56],"time":[57],"of":[58],"0.2ns":[59],"(<7b":[60],"interval).":[61],"It":[62],"consumes":[63],"73mW":[64],"from":[65],"1.2V":[67],"supply":[68],"excluding":[69],"buffers.":[71]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}