{"id":"https://openalex.org/W1974462868","doi":"https://doi.org/10.1109/isscc.2007.373390","title":"RTL-based Clock Recovery Architecture with All-Digital Duty-Cycle Correction","display_name":"RTL-based Clock Recovery Architecture with All-Digital Duty-Cycle Correction","publication_year":2007,"publication_date":"2007-02-01","ids":{"openalex":"https://openalex.org/W1974462868","doi":"https://doi.org/10.1109/isscc.2007.373390","mag":"1974462868"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2007.373390","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2007.373390","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109083824","display_name":"Ping -Ying Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I173632517","display_name":"MediaTek (China)","ror":"https://ror.org/05xvgy636","country_code":"CN","type":"company","lineage":["https://openalex.org/I173632517","https://openalex.org/I4210148979"]},{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["CN","TW"],"is_corresponding":true,"raw_author_name":"Ping -Ying Wang","raw_affiliation_strings":["MediaTek, Inc., Hsinchu, Taiwan","MediaTek, Hsinchu"],"affiliations":[{"raw_affiliation_string":"MediaTek, Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":"MediaTek, Hsinchu","institution_ids":["https://openalex.org/I173632517"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103396279","display_name":"Meng-Ta Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]},{"id":"https://openalex.org/I173632517","display_name":"MediaTek (China)","ror":"https://ror.org/05xvgy636","country_code":"CN","type":"company","lineage":["https://openalex.org/I173632517","https://openalex.org/I4210148979"]}],"countries":["CN","TW"],"is_corresponding":false,"raw_author_name":"Meng-Ta Yang","raw_affiliation_strings":["MediaTek, Inc., Hsinchu, Taiwan","MediaTek, Hsinchu"],"affiliations":[{"raw_affiliation_string":"MediaTek, Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":"MediaTek, Hsinchu","institution_ids":["https://openalex.org/I173632517"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033083965","display_name":"Shangping Chen","orcid":"https://orcid.org/0000-0001-5877-5413"},"institutions":[{"id":"https://openalex.org/I173632517","display_name":"MediaTek (China)","ror":"https://ror.org/05xvgy636","country_code":"CN","type":"company","lineage":["https://openalex.org/I173632517","https://openalex.org/I4210148979"]},{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["CN","TW"],"is_corresponding":false,"raw_author_name":"Shang-Ping Chen","raw_affiliation_strings":["MediaTek, Inc., Hsinchu, Taiwan","MediaTek, Hsinchu"],"affiliations":[{"raw_affiliation_string":"MediaTek, Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":"MediaTek, Hsinchu","institution_ids":["https://openalex.org/I173632517"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109257078","display_name":"Meng-Hsueh Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I173632517","display_name":"MediaTek (China)","ror":"https://ror.org/05xvgy636","country_code":"CN","type":"company","lineage":["https://openalex.org/I173632517","https://openalex.org/I4210148979"]},{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["CN","TW"],"is_corresponding":false,"raw_author_name":"Meng-Hsueh Lin","raw_affiliation_strings":["MediaTek, Inc., Hsinchu, Taiwan","MediaTek, Hsinchu"],"affiliations":[{"raw_affiliation_string":"MediaTek, Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":"MediaTek, Hsinchu","institution_ids":["https://openalex.org/I173632517"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008524790","display_name":"Jing-Bing Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I173632517","display_name":"MediaTek (China)","ror":"https://ror.org/05xvgy636","country_code":"CN","type":"company","lineage":["https://openalex.org/I173632517","https://openalex.org/I4210148979"]},{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["CN","TW"],"is_corresponding":false,"raw_author_name":"Jing-Bing Yang","raw_affiliation_strings":["MediaTek, Inc., Hsinchu, Taiwan","MediaTek, Hsinchu"],"affiliations":[{"raw_affiliation_string":"MediaTek, Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":"MediaTek, Hsinchu","institution_ids":["https://openalex.org/I173632517"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5109083824"],"corresponding_institution_ids":["https://openalex.org/I173632517","https://openalex.org/I4210148979"],"apc_list":null,"apc_paid":null,"fwci":0.7025,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.71288826,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"254","last_page":"600"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8713849782943726},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.7575274705886841},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5715601444244385},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5429491996765137},{"id":"https://openalex.org/keywords/digital-clock","display_name":"Digital clock","score":0.500525951385498},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.49181225895881653},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.4310176372528076},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.4197004437446594},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40654855966567993},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.376930832862854},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.24887365102767944},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23328310251235962},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21656212210655212},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15139254927635193},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.12959998846054077},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08582207560539246}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8713849782943726},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.7575274705886841},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5715601444244385},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5429491996765137},{"id":"https://openalex.org/C2778426721","wikidata":"https://www.wikidata.org/wiki/Q1225105","display_name":"Digital clock","level":3,"score":0.500525951385498},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.49181225895881653},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.4310176372528076},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.4197004437446594},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40654855966567993},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.376930832862854},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.24887365102767944},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23328310251235962},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21656212210655212},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15139254927635193},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12959998846054077},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08582207560539246},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2007.373390","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2007.373390","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6899999976158142,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1524089215","https://openalex.org/W2137120286"],"related_works":["https://openalex.org/W2126197844","https://openalex.org/W1565428738","https://openalex.org/W2181640182","https://openalex.org/W2554461666","https://openalex.org/W3083817078","https://openalex.org/W4248271274","https://openalex.org/W1976203537","https://openalex.org/W2144347227","https://openalex.org/W2612287248","https://openalex.org/W2154966820"],"abstract_inverted_index":{"RTL-based":[0],"clock-recovery":[1],"(CR)":[2],"loop":[3,45],"offers":[4],"jitter":[5],"filtering":[6],"and":[7,34,54],"frequency":[8],"multiplication":[9],"with":[10,26,57],"a":[11,61],"data-rate":[12],"range":[13],"from":[14],"76":[15],"to":[16],"496Mb/s.":[17,65],"The":[18,43],"design":[19],"has":[20],"direct":[21],"digital":[22,35],"phase":[23],"shift":[24],"capability":[25],"20ps":[27],"resolution":[28],"for":[29,38],"generating":[30,39],"write-pulse":[31],"recording":[32],"sequences":[33],"duty-cycle":[36,41],"correction":[37],"50%":[40],"clocks.":[42],"CR":[44],"occupies":[46],"0.08mm":[47],"<sup":[48],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[49],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[50],"in":[51],"0.13mum":[52],"CMOS":[53],"consumes":[55],"12mW":[56],"1.2V":[58],"supply":[59],"at":[60],"channel":[62],"rate":[63],"of":[64]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}