{"id":"https://openalex.org/W2098812192","doi":"https://doi.org/10.1109/isscc.2006.1696282","title":"A Power Management Scheme Controlling 20 Power Domains for a Single-Chip Mobile Processor","display_name":"A Power Management Scheme Controlling 20 Power Domains for a Single-Chip Mobile Processor","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W2098812192","doi":"https://doi.org/10.1109/isscc.2006.1696282","mag":"2098812192"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2006.1696282","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2006.1696282","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013215924","display_name":"Toshihiro Hattori","orcid":"https://orcid.org/0000-0001-8763-1742"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Hattori","raw_affiliation_strings":["Renesas Technology, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112263774","display_name":"Takahiro Irita","orcid":null},"institutions":[{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Irita","raw_affiliation_strings":["Renesas Technol., Tokyo"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Technol., Tokyo","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061305359","display_name":"Masato Ito","orcid":"https://orcid.org/0000-0003-1689-446X"},"institutions":[{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Ito","raw_affiliation_strings":["Renesas Technol., Tokyo"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Technol., Tokyo","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079140381","display_name":"Eiji Yamamoto","orcid":"https://orcid.org/0000-0002-3095-6455"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"E. Yamamoto","raw_affiliation_strings":["Renesas Technology, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111866041","display_name":"Hiromu Kato","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Kato","raw_affiliation_strings":["Renesas Technology, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040667995","display_name":"Go Sado","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Go Sado","raw_affiliation_strings":["Renesas Technology, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088564963","display_name":"T. Yamada","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Yamada","raw_affiliation_strings":["Renesas Technology, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021832556","display_name":"Kunihiko Nishiyama","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Nishiyama","raw_affiliation_strings":["Renesas Technology, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046725291","display_name":"Hiroshi Yagi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Yagi","raw_affiliation_strings":["Renesas Technology, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054582801","display_name":"T. Koike","orcid":"https://orcid.org/0000-0003-1831-5636"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Koike","raw_affiliation_strings":["Renesas Technology, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071756542","display_name":"Yoshihiko Tsuchihashi","orcid":null},"institutions":[{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Y. Tsuchihashi","raw_affiliation_strings":["Renesas Technol., Tokyo"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Technol., Tokyo","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038933337","display_name":"Motoki Higashida","orcid":null},"institutions":[{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Higashida","raw_affiliation_strings":["Renesas Technol., Tokyo"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Technol., Tokyo","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110149082","display_name":"H. Asano","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Asano","raw_affiliation_strings":["Renesas Technology, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041487182","display_name":"I. Hayashibara","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"I. Hayashibara","raw_affiliation_strings":["Renesas Technology, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076629854","display_name":"Ken Tatezawa","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Tatezawa","raw_affiliation_strings":["Renesas Technology, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029520786","display_name":"Yuichi Shimazaki","orcid":"https://orcid.org/0000-0003-0695-8001"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Shimazaki","raw_affiliation_strings":["Renesas Technology, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060898218","display_name":"Naozumi Morino","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"N. Morino","raw_affiliation_strings":["Renesas Technology, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078386192","display_name":"Kenzo Hirose","orcid":"https://orcid.org/0000-0002-8944-6513"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Hirose","raw_affiliation_strings":["Renesas Technology, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111583231","display_name":"S. Tamaki","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"S. Tamaki","raw_affiliation_strings":["Renesas Technology, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108697536","display_name":"S. Yoshioka","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"S. Yoshioka","raw_affiliation_strings":["Renesas Technology, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004342199","display_name":"Reiko Tsuchihashi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Tsuchihashi","raw_affiliation_strings":["NTT DoCoMo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NTT DoCoMo, Tokyo, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108521753","display_name":"N. Arai","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"N. Arai","raw_affiliation_strings":["NTT DoCoMo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NTT DoCoMo, Tokyo, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111828924","display_name":"Takeo Akiyama","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"T. Akiyama","raw_affiliation_strings":["NTT DoCoMo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NTT DoCoMo, Tokyo, Japan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049742705","display_name":"K. Ohno","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. Ohno","raw_affiliation_strings":["NTT DoCoMo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NTT DoCoMo, Tokyo, Japan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":24,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":12.2698,"has_fulltext":false,"cited_by_count":63,"citation_normalized_percentile":{"value":0.98925365,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"2210","last_page":"2219"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-management","display_name":"Power management","score":0.7811883687973022},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.6790542006492615},{"id":"https://openalex.org/keywords/paging","display_name":"Paging","score":0.6572860479354858},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6559575796127319},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.6142977476119995},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5742254853248596},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.567448616027832},{"id":"https://openalex.org/keywords/power-domains","display_name":"Power domains","score":0.5464651584625244},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.46528878808021545},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4448007345199585},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.41841909289360046},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.41480371356010437},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32671308517456055},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.30918848514556885},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24902662634849548},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15316703915596008},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11792400479316711},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1089475154876709}],"concepts":[{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.7811883687973022},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.6790542006492615},{"id":"https://openalex.org/C50954386","wikidata":"https://www.wikidata.org/wiki/Q656083","display_name":"Paging","level":2,"score":0.6572860479354858},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6559575796127319},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.6142977476119995},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5742254853248596},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.567448616027832},{"id":"https://openalex.org/C16021271","wikidata":"https://www.wikidata.org/wiki/Q17152552","display_name":"Power domains","level":3,"score":0.5464651584625244},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.46528878808021545},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4448007345199585},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.41841909289360046},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.41480371356010437},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32671308517456055},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.30918848514556885},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24902662634849548},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15316703915596008},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11792400479316711},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1089475154876709},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2006.1696282","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2006.1696282","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8600000143051147,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1595098459","https://openalex.org/W2020434689","https://openalex.org/W2103368706","https://openalex.org/W6655760931"],"related_works":["https://openalex.org/W2069614797","https://openalex.org/W2463402347","https://openalex.org/W2068624501","https://openalex.org/W2520170824","https://openalex.org/W2549004507","https://openalex.org/W4287778142","https://openalex.org/W2051656615","https://openalex.org/W2098812192","https://openalex.org/W3025960525","https://openalex.org/W2148034879"],"abstract_inverted_index":{"A":[0],"power-management":[1],"scheme":[2,13],"for":[3,34],"a":[4],"single-chip":[5],"multi-CPU":[6],"processor":[7],"uses":[8],"20":[9],"power":[10,38],"domains.":[11],"The":[12,32],"enables":[14],"the":[15],"minimization":[16],"of":[17],"leakage":[18],"currents":[19],"in":[20,25,30],"each":[21],"operating":[22],"mode:":[23],"299\u03bcA":[24],"paging":[26],"operation":[27],"and":[28,36],"7\u03bcA":[29],"stand-by.":[31],"techniques":[33],"controlling":[35],"implementing":[37],"domains":[39],"are":[40],"also":[41],"described":[42]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}