{"id":"https://openalex.org/W2110914625","doi":"https://doi.org/10.1109/isscc.2006.1696216","title":"A 40GOPS 250mW massively parallel processor based on matrix architecture","display_name":"A 40GOPS 250mW massively parallel processor based on matrix architecture","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W2110914625","doi":"https://doi.org/10.1109/isscc.2006.1696216","mag":"2110914625"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2006.1696216","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2006.1696216","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108256931","display_name":"M. Nakajima","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"M. Nakajima","raw_affiliation_strings":["Renesas Technology, Itami, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Technology, Itami, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113507977","display_name":"Haruhiko Noda","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Noda","raw_affiliation_strings":["Renesas Technology, Itami, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Technology, Itami, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061347950","display_name":"K. Dosaka","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Dosaka","raw_affiliation_strings":["Renesas Technology, Itami, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Technology, Itami, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004697154","display_name":"Kiyoshi Nakata","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Nakata","raw_affiliation_strings":["Renesas Technology, Itami, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Technology, Itami, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038933337","display_name":"Motoki Higashida","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Higashida","raw_affiliation_strings":["Renesas Technology, Itami, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Technology, Itami, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075354301","display_name":"Osamu Yamamoto","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"O. Yamamoto","raw_affiliation_strings":["Renesas Technology, Itami, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Technology, Itami, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109685990","display_name":"Kakeru B. Mizumoto","orcid":null},"institutions":[{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Mizumoto","raw_affiliation_strings":["Renesas Technol., Itami"],"affiliations":[{"raw_affiliation_string":"Renesas Technol., Itami","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090395658","display_name":"Hiroyuki Kondo","orcid":"https://orcid.org/0000-0002-3194-152X"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Kondo","raw_affiliation_strings":["Renesas Technology, Itami, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Technology, Itami, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053624392","display_name":"Y. Shimazu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Shimazu","raw_affiliation_strings":["Renesas Technology, Itami, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Technology, Itami, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040347203","display_name":"Kazutami Arimoto","orcid":"https://orcid.org/0000-0003-2871-7479"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Arimoto","raw_affiliation_strings":["Renesas Technology, Itami, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Technology, Itami, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054542638","display_name":"Katsuya Saitoh","orcid":null},"institutions":[{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Saitoh","raw_affiliation_strings":["Renesas Technol., Itami"],"affiliations":[{"raw_affiliation_string":"Renesas Technol., Itami","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048283984","display_name":"Toshihisa Shimizu","orcid":"https://orcid.org/0000-0003-2775-2539"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Shimizu","raw_affiliation_strings":["Renesas Technology, Kodaira, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Technology, Kodaira, Japan","institution_ids":["https://openalex.org/I4210153176"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":12,"corresponding_author_ids":["https://openalex.org/A5108256931"],"corresponding_institution_ids":["https://openalex.org/I4210153176"],"apc_list":null,"apc_paid":null,"fwci":8.9196,"has_fulltext":false,"cited_by_count":52,"citation_normalized_percentile":{"value":0.98474738,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1616","last_page":"1625"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.8532578945159912},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7370995283126831},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6432071924209595},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.547420859336853},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4711571931838989},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.45851752161979675},{"id":"https://openalex.org/keywords/matrix","display_name":"Matrix (chemical analysis)","score":0.45563286542892456},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40808048844337463},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33334237337112427},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11891132593154907},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09181317687034607}],"concepts":[{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.8532578945159912},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7370995283126831},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6432071924209595},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.547420859336853},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4711571931838989},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.45851752161979675},{"id":"https://openalex.org/C106487976","wikidata":"https://www.wikidata.org/wiki/Q685816","display_name":"Matrix (chemical analysis)","level":2,"score":0.45563286542892456},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40808048844337463},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33334237337112427},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11891132593154907},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09181317687034607},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2006.1696216","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2006.1696216","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.699999988079071}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2096327573","https://openalex.org/W2162991651"],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W2109451123","https://openalex.org/W4378977321","https://openalex.org/W1976168335","https://openalex.org/W3211992815","https://openalex.org/W179354024"],"abstract_inverted_index":{"The":[0],"matrix":[1,13],"processing":[2],"engine":[3],"(MTX)":[4],"is":[5,18],"a":[6,35,47],"massively":[7],"parallel":[8],"processor":[9],"based":[10],"on":[11],"the":[12],"architecture.":[14],"40GOPS":[15],"(16b":[16],"additions)":[17],"achieved":[19],"at":[20],"200MHz":[21],"clock":[22],"frequency":[23],"and":[24,30],"250mW":[25],"power":[26],"dissipation.":[27],"2048":[28],"ALUs":[29],"1Mb":[31],"SRAM":[32],"connected":[33],"by":[34],"flexible":[36],"switching":[37],"network":[38],"are":[39],"integrated":[40],"in":[41],"3.1mm":[42],"<sup":[43],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[44],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[45],"using":[46],"90nm":[48],"CMOS":[49],"process":[50]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}