{"id":"https://openalex.org/W1979163729","doi":"https://doi.org/10.1109/isscc.2006.1696202","title":"Clock Generation and Distribution of a Dual-Core Xeon Processor with 16MB L3 Cache","display_name":"Clock Generation and Distribution of a Dual-Core Xeon Processor with 16MB L3 Cache","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W1979163729","doi":"https://doi.org/10.1109/isscc.2006.1696202","mag":"1979163729"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2006.1696202","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2006.1696202","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036660816","display_name":"Simon Tam","orcid":"https://orcid.org/0000-0003-3918-7100"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Tam","raw_affiliation_strings":["Intel, Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076110456","display_name":"J. Leung","orcid":"https://orcid.org/0000-0001-5363-6609"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Leung","raw_affiliation_strings":["Intel, Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029496556","display_name":"Rahul Limaye","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Limaye","raw_affiliation_strings":["Intel, Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049983361","display_name":"Sam Choy","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Choy","raw_affiliation_strings":["Intel, Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109088714","display_name":"S. Vora","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Vora","raw_affiliation_strings":["Intel, Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039163622","display_name":"M. Adachi","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Adachi","raw_affiliation_strings":["Intel, Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5036660816"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":3.0087,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.90413965,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1512","last_page":"1521"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7031005024909973},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.671355664730072},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6646901965141296},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6213423609733582},{"id":"https://openalex.org/keywords/xeon","display_name":"Xeon","score":0.5863193273544312},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.496451199054718},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.49256688356399536},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.4630783498287201},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.43668466806411743},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3980295956134796},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3975827097892761},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35980910062789917},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.2955036759376526},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.22207045555114746},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.21620962023735046},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.16473928093910217},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10783693194389343},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.07102185487747192},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07060688734054565}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7031005024909973},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.671355664730072},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6646901965141296},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6213423609733582},{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.5863193273544312},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.496451199054718},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.49256688356399536},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4630783498287201},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.43668466806411743},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3980295956134796},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3975827097892761},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35980910062789917},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.2955036759376526},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.22207045555114746},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.21620962023735046},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.16473928093910217},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10783693194389343},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.07102185487747192},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07060688734054565},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2006.1696202","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2006.1696202","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1557838043","https://openalex.org/W1560028049","https://openalex.org/W1978154694","https://openalex.org/W2117287327"],"related_works":["https://openalex.org/W3006003651","https://openalex.org/W2040807843","https://openalex.org/W2107880456","https://openalex.org/W331180034","https://openalex.org/W2088914741","https://openalex.org/W1487986186","https://openalex.org/W4247089581","https://openalex.org/W4247180033","https://openalex.org/W1938797020","https://openalex.org/W4249038728"],"abstract_inverted_index":{"The":[0,30],"clock":[1,5,21,38,42,51],"generation":[2],"and":[3,32,40,56],"hybrid":[4],"distribution":[6],"for":[7,18],"a":[8,24],"dual-core":[9],"Xeonreg":[10],"processor":[11],"with":[12],"16MB":[13],"L3":[14],"cache":[15,31],"are":[16],"designed":[17],"<11ps":[19],"global":[20],"skew":[22],"in":[23],"435mm":[25],"<sup":[26],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[27],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[28],"die.":[29],"control":[33],"sections":[34],"contain":[35],"2":[36],"primary":[37],"domains":[39],"11":[41],"spines.":[43],"A":[44],"pipelined":[45],"de-skew":[46],"logic":[47],"tolerant":[48],"to":[49],"inter-domain":[50],"uncertainties":[52],"manages":[53],"the":[54],"core":[55],"cache/control":[57],"data":[58],"communication":[59]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}