{"id":"https://openalex.org/W7162679790","doi":"https://doi.org/10.1109/isqed69900.2026.11534750","title":"GRPO with State Mutations: Improving LLM-Based Hardware Test Plan Generation","display_name":"GRPO with State Mutations: Improving LLM-Based Hardware Test Plan Generation","publication_year":2026,"publication_date":"2026-04-08","ids":{"openalex":"https://openalex.org/W7162679790","doi":"https://doi.org/10.1109/isqed69900.2026.11534750"},"language":null,"primary_location":{"id":"doi:10.1109/isqed69900.2026.11534750","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed69900.2026.11534750","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 27th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089742250","display_name":"Dimple Vijay Kochar","orcid":"https://orcid.org/0000-0002-1623-7606"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dimple Vijay Kochar","raw_affiliation_strings":["Massachusetts Institute of Technology,Electrical Engineering and Computer Science,Cambridge,MA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology,Electrical Engineering and Computer Science,Cambridge,MA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5136741517","display_name":"Nathaniel Pinckney","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nathaniel Pinckney","raw_affiliation_strings":["NVIDIA,Austin,TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NVIDIA,Austin,TX","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101913598","display_name":"Guanting Liu","orcid":"https://orcid.org/0000-0001-7133-6378"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Guan-Ting Liu","raw_affiliation_strings":["NVIDIA,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NVIDIA,Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053201835","display_name":"Chia-Tung Ho","orcid":"https://orcid.org/0000-0002-6479-7552"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chia-Tung Ho","raw_affiliation_strings":["NVIDIA,Santa Clara,CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NVIDIA,Santa Clara,CA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5137284824","display_name":"Chenhui Deng","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chenhui Deng","raw_affiliation_strings":["NVIDIA,Santa Clara,CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NVIDIA,Santa Clara,CA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107473205","display_name":"Haoxing Ren","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Haoxing Ren","raw_affiliation_strings":["NVIDIA,Austin,TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NVIDIA,Austin,TX","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5137299778","display_name":"Brucek Khailany","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brucek Khailany","raw_affiliation_strings":["NVIDIA,Austin,TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NVIDIA,Austin,TX","institution_ids":["https://openalex.org/I4210127875"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.60202788,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.4399999976158142,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.4399999976158142,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.4300000071525574,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.041600000113248825,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.5493000149726868},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.460099995136261},{"id":"https://openalex.org/keywords/plan","display_name":"Plan (archaeology)","score":0.4472000002861023},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.3208000063896179},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3021000027656555}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5683000087738037},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.5493000149726868},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.460099995136261},{"id":"https://openalex.org/C2776505523","wikidata":"https://www.wikidata.org/wiki/Q4785468","display_name":"Plan (archaeology)","level":2,"score":0.4472000002861023},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3467999994754791},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3328000009059906},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3273000121116638},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.32519999146461487},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.3208000063896179},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3021000027656555},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.28290000557899475},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.28290000557899475},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.2775999903678894},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.2685000002384186},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.2606000006198883}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed69900.2026.11534750","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed69900.2026.11534750","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 27th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1602612484","https://openalex.org/W2158599927","https://openalex.org/W3082750925","https://openalex.org/W4238131235","https://openalex.org/W4389166737","https://openalex.org/W4391681217","https://openalex.org/W4393145520","https://openalex.org/W4403023622","https://openalex.org/W4403024143","https://openalex.org/W4404103182","https://openalex.org/W4404134046","https://openalex.org/W4409282805","https://openalex.org/W4409285487","https://openalex.org/W4409369309","https://openalex.org/W4410407476","https://openalex.org/W4410584101","https://openalex.org/W4410810588","https://openalex.org/W4410887534","https://openalex.org/W4413156537","https://openalex.org/W4415003736","https://openalex.org/W7084059158"],"related_works":[],"abstract_inverted_index":{"RTL":[0,22,51,89],"design":[1,12,213],"often":[2],"relies":[3],"heavily":[4],"on":[5,83,150],"ad-hoc":[6],"testbench":[7,65],"creation":[8],"early":[9],"in":[10,211],"the":[11,42],"cycle.":[13],"While":[14],"large":[15],"language":[16],"models":[17],"(LLMs)":[18],"show":[19],"promise":[20],"for":[21,50,200,207],"code":[23],"generation,":[24,54],"their":[25],"ability":[26],"to":[27,130,144],"reason":[28],"about":[29],"hardware":[30,201],"specifications":[31],"and":[32,75,136,166,181],"generate":[33],"targeted":[34],"test":[35,61,163],"plans":[36],"remains":[37],"largely":[38],"unexplored.":[39],"We":[40],"present":[41],"first":[43],"systematic":[44],"study":[45],"of":[46],"LLM":[47,197],"reasoning":[48,198],"capabilities":[49,199],"verification":[52,202],"stimuli":[53,85],"establishing":[55,204],"a":[56,97,105,125,159,167,174,205],"two-stage":[57],"framework":[58],"that":[59,70,86,190],"decomposes":[60],"plan":[62],"generation":[63],"from":[64],"execution.":[66],"Our":[67,122],"benchmark":[68],"reveals":[69],"state-of-the-art":[71],"models,":[72],"including":[73],"DeepSeek-R1":[74],"Claude-4.0-Sonnet,":[76],"achieve":[77],"only":[78],"15.7$21.7":[79],"\\%$":[80,176],"success":[81],"rates":[82],"generating":[84],"pass":[87,164],"golden":[88,162],"designs.":[90],"To":[91],"improve":[92],"LLM-generated":[93],"stimuli,":[94],"we":[95],"develop":[96],"comprehensive":[98],"training":[99,132,192],"methodology":[100],"combining":[101],"supervised":[102],"finetuning":[103],"with":[104,111],"novel":[106],"reinforcement":[107],"learning":[108,147],"approach,":[109],"GRPO":[110],"State":[112],"Mutation":[113],"(GRPO-SMu),":[114],"which":[115],"enhances":[116],"exploration":[117],"by":[118],"varying":[119],"input":[120],"mutations.":[121],"approach":[123],"leverages":[124],"treebased":[126],"branching":[127],"mutation":[128,142,170],"strategy":[129],"construct":[131],"data":[133],"comprising":[134],"equivalent":[135],"mutated":[137],"trees,":[138],"moving":[139],"beyond":[140],"linear":[141],"approaches":[143],"provide":[145],"rich":[146],"signals.":[148],"Training":[149],"this":[151],"curated":[152],"dataset,":[153],"our":[154],"7B":[155],"parameter":[156],"model":[157],"achieves":[158],"33.3":[160],"%":[161,169],"rate":[165],"13.9":[168],"detection":[171],"rate,":[172],"representing":[173],"$17.6":[175],"absolute":[177],"improvement":[178],"over":[179],"baseline":[180],"outperforming":[182],"much":[183],"larger":[184],"general-purpose":[185],"models.":[186],"These":[187],"results":[188],"demonstrate":[189],"specialized":[191],"methodologies":[193],"can":[194],"significantly":[195],"enhance":[196],"tasks,":[203],"foundation":[206],"automated":[208],"subunit":[209],"testing":[210],"semiconductor":[212],"workflows.":[214]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2026-05-29T00:00:00"}