{"id":"https://openalex.org/W7162635051","doi":"https://doi.org/10.1109/isqed69900.2026.11534664","title":"Reverse Engineering RTL Models from DSP Slices in FPGA Netlists","display_name":"Reverse Engineering RTL Models from DSP Slices in FPGA Netlists","publication_year":2026,"publication_date":"2026-04-08","ids":{"openalex":"https://openalex.org/W7162635051","doi":"https://doi.org/10.1109/isqed69900.2026.11534664"},"language":null,"primary_location":{"id":"doi:10.1109/isqed69900.2026.11534664","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed69900.2026.11534664","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 27th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075403866","display_name":"Avinash Hegde Kota","orcid":null},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Avinash Hegde Kota","raw_affiliation_strings":["University of Cincinnati,Digital Design Environments Lab,ECE Department,Cincinnati,Ohio,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Cincinnati,Digital Design Environments Lab,ECE Department,Cincinnati,Ohio,USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052530421","display_name":"Aparajithan Nathamuni Venkatesan","orcid":null},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aparajithan Nathamuni Venkatesan","raw_affiliation_strings":["University of Cincinnati,Digital Design Environments Lab,ECE Department,Cincinnati,Ohio,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Cincinnati,Digital Design Environments Lab,ECE Department,Cincinnati,Ohio,USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040975645","display_name":"Ranga Vemuri","orcid":"https://orcid.org/0000-0002-4903-2746"},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ranga Vemuri","raw_affiliation_strings":["University of Cincinnati,Digital Design Environments Lab,ECE Department,Cincinnati,Ohio,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Cincinnati,Digital Design Environments Lab,ECE Department,Cincinnati,Ohio,USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5137212693","display_name":"John Emmert","orcid":null},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John Emmert","raw_affiliation_strings":["University of Cincinnati,Digital Design Environments Lab,ECE Department,Cincinnati,Ohio,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Cincinnati,Digital Design Environments Lab,ECE Department,Cincinnati,Ohio,USA","institution_ids":["https://openalex.org/I63135867"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I63135867"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.51106095,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.6353999972343445,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.6353999972343445,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.09969999641180038,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.04580000042915344,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reverse-engineering","display_name":"Reverse engineering","score":0.7893999814987183},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5394999980926514},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4848000109195709},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.27090001106262207},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.26440000534057617}],"concepts":[{"id":"https://openalex.org/C207850805","wikidata":"https://www.wikidata.org/wiki/Q269608","display_name":"Reverse engineering","level":2,"score":0.7893999814987183},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6204000115394592},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5394999980926514},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4932999908924103},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4848000109195709},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3612000048160553},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.27090001106262207},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.26440000534057617},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.25760000944137573},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.2567000091075897},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2502000033855438}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed69900.2026.11534664","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed69900.2026.11534664","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 27th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2005006301","https://openalex.org/W2025500963","https://openalex.org/W2093154965","https://openalex.org/W2118382442","https://openalex.org/W2524721836","https://openalex.org/W2754667819","https://openalex.org/W2941940564","https://openalex.org/W2944583555","https://openalex.org/W3179822130","https://openalex.org/W4363620164","https://openalex.org/W4377969820","https://openalex.org/W4386474832","https://openalex.org/W4391382354"],"related_works":[],"abstract_inverted_index":{"Reverse":[0],"engineering":[1],"of":[2,17,134],"Look-Up":[3],"table":[4],"(LUT)":[5],"level":[6],"FPGA":[7,105],"designs":[8,121],"to":[9,61,75,102,140],"high-level":[10,66],"RTL":[11],"helps":[12],"in":[13,33,45,70,97,125,143],"comprehension":[14],"and":[15,56,64,79,86,111,137],"verification":[16],"legacy":[18],"designs.":[19],"We":[20],"propose":[21],"a":[22,87],"tool":[23,52,130],"flow":[24],"that":[25],"extracts":[26,131],"the":[27,135],"operations":[28],"performed":[29],"by":[30],"DSP":[31,35,68,123,141],"primitives":[32,36,124],"FPGAs.":[34],"can":[37,94],"be":[38,95],"used":[39,74,96],"as":[40,108],"standalone":[41,144],"or":[42,47,145],"chained":[43,146],"structures":[44],"static":[46],"dynamic":[48],"configurations.":[49,127],"The":[50,91,114,128],"proposed":[51,115,129],"uses":[53],"structural":[54],"extraction":[55],"control":[57],"signal":[58],"analysis":[59],"methods":[60],"reverse":[62],"engineer":[63],"generate":[65],"RTL.":[67],"slices":[69,142],"FPGAs":[71],"are":[72],"commonly":[73],"perform":[76],"multiplication,":[77],"multiply":[78],"accumulate,":[80],"barrel":[81],"shift,":[82],"bit":[83],"slice":[84],"logic,":[85],"few":[88],"other":[89,104],"operations.":[90],"developed":[92],"technique":[93],"tandem":[98],"with":[99],"existing":[100],"tools":[101],"cover":[103],"elements":[106,110],"such":[107],"carry":[109],"word-level":[112],"modules.":[113],"methodology":[116],"is":[117],"validated":[118],"using":[119],"real-world":[120],"incorporating":[122],"complex":[126],"$100":[132],"\\%$":[133],"operators":[136],"variables":[138],"mapped":[139],"structures.":[147]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2026-05-29T00:00:00"}