{"id":"https://openalex.org/W4396949508","doi":"https://doi.org/10.1109/isqed60706.2024.10528768","title":"SRAM-Based Analog Compute-In-Memory Architecture Using C-2C Ladder And Signal Margin Assisted Design Methodology","display_name":"SRAM-Based Analog Compute-In-Memory Architecture Using C-2C Ladder And Signal Margin Assisted Design Methodology","publication_year":2024,"publication_date":"2024-04-03","ids":{"openalex":"https://openalex.org/W4396949508","doi":"https://doi.org/10.1109/isqed60706.2024.10528768"},"language":"en","primary_location":{"id":"doi:10.1109/isqed60706.2024.10528768","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/isqed60706.2024.10528768","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 25th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081698284","display_name":"Dinesh Kushwaha","orcid":"https://orcid.org/0000-0003-3446-5909"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Dinesh Kushwaha","raw_affiliation_strings":["Indian Institute of Technology,Electronics & communication Engineering Department,Roorkee,India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology,Electronics & communication Engineering Department,Roorkee,India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035493651","display_name":"Ashish Joshi","orcid":"https://orcid.org/0000-0003-3731-7514"},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ashish Joshi","raw_affiliation_strings":["Intel Technology India Pvt. Ltd.,IP Engineering Group’s (IPG),Bengaluru,India"],"affiliations":[{"raw_affiliation_string":"Intel Technology India Pvt. Ltd.,IP Engineering Group’s (IPG),Bengaluru,India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102022884","display_name":"Abhishek Goel","orcid":"https://orcid.org/0000-0002-3788-9259"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Abhishek Goel","raw_affiliation_strings":["Indian Institute of Technology,Electronics & communication Engineering Department,Roorkee,India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology,Electronics & communication Engineering Department,Roorkee,India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105554115","display_name":"Rajiv Joshi","orcid":"https://orcid.org/0009-0007-7486-1531"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajiv V. Joshi","raw_affiliation_strings":["Yorktown Laboratory Upton,Thomas J. Watson Research Center,NY,USA,11973"],"affiliations":[{"raw_affiliation_string":"Yorktown Laboratory Upton,Thomas J. Watson Research Center,NY,USA,11973","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064560509","display_name":"Sudeb Dasgupta","orcid":"https://orcid.org/0000-0002-4044-1594"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sudeb Dasgupta","raw_affiliation_strings":["Indian Institute of Technology,Electronics & communication Engineering Department,Roorkee,India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology,Electronics & communication Engineering Department,Roorkee,India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031850929","display_name":"Anand Bulusu","orcid":"https://orcid.org/0000-0002-3986-3730"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anand Bulusu","raw_affiliation_strings":["Indian Institute of Technology,Electronics & communication Engineering Department,Roorkee,India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology,Electronics & communication Engineering Department,Roorkee,India","institution_ids":["https://openalex.org/I154851008"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5081698284"],"corresponding_institution_ids":["https://openalex.org/I154851008"],"apc_list":null,"apc_paid":null,"fwci":1.5417,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.81503684,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7451805472373962},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.6327992677688599},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6242228150367737},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5380003452301025},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5179883241653442},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.44675636291503906},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.43561145663261414},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41611942648887634},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3769456148147583},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36278975009918213},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3423452079296112},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.19299569725990295},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18861567974090576},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09656620025634766}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7451805472373962},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.6327992677688599},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6242228150367737},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5380003452301025},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5179883241653442},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.44675636291503906},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.43561145663261414},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41611942648887634},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3769456148147583},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36278975009918213},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3423452079296112},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.19299569725990295},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18861567974090576},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09656620025634766},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed60706.2024.10528768","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/isqed60706.2024.10528768","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 25th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W2904299207","https://openalex.org/W2922487710","https://openalex.org/W3015432327","https://openalex.org/W3097655915","https://openalex.org/W3106780185","https://openalex.org/W3134244351","https://openalex.org/W3139521791","https://openalex.org/W3158617745","https://openalex.org/W3164913974","https://openalex.org/W3194056411","https://openalex.org/W4205141919","https://openalex.org/W4205540825","https://openalex.org/W4206066474","https://openalex.org/W4225739994","https://openalex.org/W4226402784","https://openalex.org/W4226477664","https://openalex.org/W4236601256","https://openalex.org/W4280533641","https://openalex.org/W4292874289","https://openalex.org/W4295956872","https://openalex.org/W4312949026","https://openalex.org/W4313644165","https://openalex.org/W4378942239","https://openalex.org/W4383501736","https://openalex.org/W4388145418","https://openalex.org/W6762155827","https://openalex.org/W6787435017","https://openalex.org/W6848205460"],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W2026052914","https://openalex.org/W2149373426","https://openalex.org/W2154560316","https://openalex.org/W2001585562","https://openalex.org/W2105031241","https://openalex.org/W2077105843","https://openalex.org/W2112804590","https://openalex.org/W2904405156","https://openalex.org/W3175523456"],"abstract_inverted_index":{"In":[0],"this":[1],"manuscript,":[2],"a":[3,9,32,59],"signal":[4,45,115],"margin-assisted":[5],"design":[6,20,60,74,78,102],"methodology":[7,21,61,79],"for":[8,155],"current-based":[10],"analog":[11,27,39,68],"compute-in-memory":[12,28],"(CIM)":[13,29],"architecture":[14,30,41,70,120,138],"is":[15,22,95,106,121,125,139,160],"presented.":[16],"Validation":[17],"of":[18,37,66,117,135],"the":[19,25,44,64,72,82,100,110,118,130,136,156],"done":[23],"on":[24,43],"proposed":[26,58,77,101,111,119,137],"using":[31],"C-2C":[33],"ladder.":[34],"The":[35,76,114,132,152],"effectiveness":[36,65],"an":[38,67],"CIM":[40,69],"depends":[42],"margin,":[46],"scalability,":[47],"throughput,":[48],"energy":[49,133],"efficiency,":[50],"computation":[51,90],"density,":[52],"accuracy,":[53],"and":[54,89],"robustness.":[55],"Hence,":[56],"we":[57],"to":[62,85,98,108],"evaluate":[63],"at":[71,142],"early":[73],"stage.":[75],"can":[80],"consider":[81],"device-level":[83],"variations":[84],"estimate":[86],"system-level":[87],"performance":[88],"accuracy.":[91],"An":[92],"evaluation":[93,112],"model":[94],"also":[96],"developed":[97],"explore":[99],"methodology.":[103],"LeNet-5":[104],"CNN":[105],"used":[107],"validate":[109],"model.":[113],"margin":[116],"35":[122],"mV,":[123],"which":[124],"$2.5":[126],"\\times$":[127],"higher":[128],"than":[129],"state-of-the-art.":[131],"efficiency":[134],"1666":[140],"TOPS/W":[141],"0.9":[143],"V":[144],"supply":[145],"voltage":[146],"in":[147],"28":[148],"nm":[149],"CMOS":[150],"technology.":[151],"inference":[153],"accuracy":[154],"MNIST":[157],"data":[158],"set":[159],"98.6":[161],"%.":[162]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2}],"updated_date":"2026-03-06T13:50:29.536080","created_date":"2025-10-10T00:00:00"}