{"id":"https://openalex.org/W4377969780","doi":"https://doi.org/10.1109/isqed57927.2023.10129370","title":"HIE-DRAM: High Performance Efficient In-DRAM Computing Architecture for SIMD","display_name":"HIE-DRAM: High Performance Efficient In-DRAM Computing Architecture for SIMD","publication_year":2023,"publication_date":"2023-04-05","ids":{"openalex":"https://openalex.org/W4377969780","doi":"https://doi.org/10.1109/isqed57927.2023.10129370"},"language":"en","primary_location":{"id":"doi:10.1109/isqed57927.2023.10129370","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/isqed57927.2023.10129370","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 24th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024875953","display_name":"Mayank Kabra","orcid":"https://orcid.org/0009-0000-2304-3124"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mayank Kabra","raw_affiliation_strings":["IIIT Bangalore,Bangalore,India","IIIT Bangalore, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIIT Bangalore,Bangalore,India","institution_ids":["https://openalex.org/I181514455"]},{"raw_affiliation_string":"IIIT Bangalore, Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055771008","display_name":"H C Prashanth","orcid":null},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Prashanth H C","raw_affiliation_strings":["IIIT Bangalore,Bangalore,India","IIIT Bangalore, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIIT Bangalore,Bangalore,India","institution_ids":["https://openalex.org/I181514455"]},{"raw_affiliation_string":"IIIT Bangalore, Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111671511","display_name":"Kedar Deshpande","orcid":"https://orcid.org/0009-0001-4643-8708"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kedar Deshpande","raw_affiliation_strings":["IIIT Bangalore,Bangalore,India","IIIT Bangalore, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIIT Bangalore,Bangalore,India","institution_ids":["https://openalex.org/I181514455"]},{"raw_affiliation_string":"IIIT Bangalore, Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061397479","display_name":"Madhav Rao","orcid":"https://orcid.org/0000-0003-2278-9148"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Madhav Rao","raw_affiliation_strings":["IIIT Bangalore,Bangalore,India","IIIT Bangalore, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIIT Bangalore,Bangalore,India","institution_ids":["https://openalex.org/I181514455"]},{"raw_affiliation_string":"IIIT Bangalore, Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I181514455"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04576976,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"27","issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.7982195019721985},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7346178889274597},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6597743034362793},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.546516478061676},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5411078929901123},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.5037104487419128},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4733949899673462},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38725394010543823},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3520527482032776},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.25156599283218384},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.14036905765533447}],"concepts":[{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.7982195019721985},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7346178889274597},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6597743034362793},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.546516478061676},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5411078929901123},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.5037104487419128},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4733949899673462},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38725394010543823},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3520527482032776},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.25156599283218384},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.14036905765533447}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed57927.2023.10129370","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/isqed57927.2023.10129370","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 24th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1518772125","https://openalex.org/W1981220134","https://openalex.org/W1982685588","https://openalex.org/W2014555481","https://openalex.org/W2048466306","https://openalex.org/W2078141470","https://openalex.org/W2092608522","https://openalex.org/W2123066915","https://openalex.org/W2728529009","https://openalex.org/W2765234579","https://openalex.org/W2801000640","https://openalex.org/W2809205380","https://openalex.org/W2904200161","https://openalex.org/W2912505229","https://openalex.org/W2946394375","https://openalex.org/W2980688670","https://openalex.org/W3005997294","https://openalex.org/W3016765354","https://openalex.org/W3155004489","https://openalex.org/W4249322926","https://openalex.org/W4292169167","https://openalex.org/W6758605477"],"related_works":["https://openalex.org/W99277194","https://openalex.org/W4293430534","https://openalex.org/W2342813629","https://openalex.org/W3150934690","https://openalex.org/W2335743642","https://openalex.org/W4297812927","https://openalex.org/W2800412005","https://openalex.org/W2154976966","https://openalex.org/W1976244802","https://openalex.org/W4250699891"],"abstract_inverted_index":{"In-memory":[0],"and":[1,57,64,94,140,155,183,207,223,236],"near-memory":[2],"computing":[3,55,204,221,239],"allows":[4],"for":[5,38,252],"placing":[6],"the":[7,11,15,19,24,30,34,39,43,70,124,195],"processing":[8,251],"elements":[9],"around":[10],"periphery":[12],"or":[13,163],"inside":[14],"memory":[16,31],"blocks.":[17],"Performing":[18],"computation":[20],"as":[21,23],"soon":[22],"data":[25,44,250],"is":[26,86,149,242],"made":[27],"available":[28,74],"in":[29,220],"sub-blocks":[32],"avoids":[33],"need":[35],"to":[36,41,69,88,101,116,123,168,201,217],"wait":[37],"processor":[40],"manage":[42],"movement.":[45],"The":[46,80,210,232],"paper":[47],"focuses":[48],"on":[49,129,159],"a":[50,58,107,150,161,243],"new":[51],"11":[52],"transistor":[53,84],"(11T)":[54],"design":[56,85,200,214],"novel":[59,81,233],"operation":[60],"with":[61,106,194],"energy":[62,208,224],"savings":[63],"performance":[65,235],"improvement":[66,219],"when":[67,121],"compared":[68,122,193],"current":[71,196],"state-of-the-art":[72],"(SOTA)":[73],"single-instruction-":[75,169],"multiple-data":[76,170],"in-DRAM":[77,238],"(SIMDRAM)":[78],"computing.":[79],"11T":[82,212],"pass":[83],"structured":[87],"offer":[89],"logical":[90,131],"AND,":[91],"OR,":[92],"XNOR":[93],"its":[95],"complement":[96],"operations.":[97],"These":[98,146],"are":[99,144,186],"sequenced":[100],"generate":[102],"desired":[103],"operational":[104],"output":[105],"minuscule":[108],"change":[109],"of":[110,119,152],"4":[111],"row":[112],"circuitry":[113],"that":[114],"corresponds":[115],"footprint":[117],"expense":[118],"0.05%":[120],"existing":[125],"DRAM":[126],"architecture.":[127,231],"Based":[128],"these":[130,190],"operations,":[132,228],"13":[133],"scalar":[134,147,227],"instructions":[135],"covering":[136],"arithmetic,":[137],"predication,":[138],"reduction,":[139,182],"relational":[141],"function":[142],"types":[143],"characterized.":[145],"operations":[148,174,191],"mix":[151],"logarithmic,":[153],"quadratic,":[154],"linear":[156],"functions":[157],"applied":[158],"either":[160],"single":[162],"multiple":[164],"operand.":[165],"With":[166],"respect":[167],"(SIMD)":[171],"topology,":[172],"vector":[173,249],"comprising":[175],"addition,":[176],"multiplication,":[177,179],"sparse":[178],"selection,":[180],"unique,":[181],"prefix":[184],"summation":[185],"also":[187],"realized.":[188],"All":[189],"were":[192],"SOTA":[197],"SIMDRAM":[198,230],"architectural":[199],"showcase":[202],"profound":[203],"time":[205],"benefits":[206],"savings.":[209],"proposed":[211],"in-DRAM-compute":[213],"offers":[215],"5.18%":[216],"50.57%":[218],"latency":[222],"across":[225],"10":[226],"over":[229],"high":[234],"efficient":[237],"(HIE-DRAM)":[240],"implementation":[241],"step":[244],"towards":[245],"utilizing":[246],"real-time":[247],"in-memory":[248],"autonomous":[253],"applications.":[254]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}