{"id":"https://openalex.org/W4377969806","doi":"https://doi.org/10.1109/isqed57927.2023.10129354","title":"MC-MCF: A Multi-Capacity Model for Ordered Escape Routing","display_name":"MC-MCF: A Multi-Capacity Model for Ordered Escape Routing","publication_year":2023,"publication_date":"2023-04-05","ids":{"openalex":"https://openalex.org/W4377969806","doi":"https://doi.org/10.1109/isqed57927.2023.10129354"},"language":"en","primary_location":{"id":"doi:10.1109/isqed57927.2023.10129354","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed57927.2023.10129354","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 24th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100362394","display_name":"Zhenyi Gao","orcid":"https://orcid.org/0000-0001-9147-0873"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhenyi Gao","raw_affiliation_strings":["Tsinghua University,Department of Computer Science & Technology,Beijing"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,Department of Computer Science & Technology,Beijing","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110234701","display_name":"Sheqin Dong","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Sheqin Dong","raw_affiliation_strings":["Tsinghua University,Department of Computer Science & Technology,Beijing"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,Department of Computer Science & Technology,Beijing","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058354174","display_name":"Zhicong Tang","orcid":"https://orcid.org/0009-0000-0949-4009"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhicong Tang","raw_affiliation_strings":["Tsinghua University,Department of Computer Science & Technology,Beijing"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,Department of Computer Science & Technology,Beijing","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053437305","display_name":"Wenjian Yu","orcid":"https://orcid.org/0000-0003-4897-7251"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenjian Yu","raw_affiliation_strings":["Tsinghua University,Department of Computer Science & Technology,Beijing"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,Department of Computer Science & Technology,Beijing","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":4.1723,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.95166726,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9890000224113464,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.643366277217865},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5433711409568787},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.515040397644043},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.4547741115093231},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4507177770137787},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18579724431037903},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14253166317939758}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.643366277217865},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5433711409568787},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.515040397644043},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.4547741115093231},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4507177770137787},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18579724431037903},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14253166317939758},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed57927.2023.10129354","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed57927.2023.10129354","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 24th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1990714785","https://openalex.org/W2007899100","https://openalex.org/W2015711703","https://openalex.org/W2029051066","https://openalex.org/W2031689488","https://openalex.org/W2049423773","https://openalex.org/W2053659905","https://openalex.org/W2120532032","https://openalex.org/W2138421468","https://openalex.org/W2154843740","https://openalex.org/W2161474076","https://openalex.org/W2294938759","https://openalex.org/W3083648027","https://openalex.org/W3147633784","https://openalex.org/W3176821591","https://openalex.org/W4242458873","https://openalex.org/W4250275124","https://openalex.org/W6648159999","https://openalex.org/W6653927521","https://openalex.org/W6662531183","https://openalex.org/W6674663275","https://openalex.org/W6678114595","https://openalex.org/W6697625462"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052","https://openalex.org/W4402327032","https://openalex.org/W2382290278"],"abstract_inverted_index":{"Ordered":[0],"escape":[1],"routing":[2,40],"(OER)":[3],"is":[4,46,109,129],"an":[5,135],"important":[6],"research":[7],"topic":[8],"in":[9,20,134],"PCB":[10],"design,":[11],"which":[12,58,132],"means":[13,59],"the":[14,25,39,74,91,100,112,117,140,163],"wires":[15,61],"need":[16],"to":[17,64,158],"be":[18],"routed":[19],"a":[21,103,123],"given":[22],"order":[23],"at":[24],"boundary":[26],"of":[27,76,145],"pin":[28,153],"array.":[29],"Although":[30],"OER":[31,56,185],"has":[32],"been":[33],"widely":[34],"investigated,":[35],"most":[36],"works":[37],"assume":[38],"capacity":[41],"between":[42,67],"two":[43,68],"adjacent":[44,69],"pins":[45],"just":[47],"1.":[48],"In":[49],"this":[50],"paper,":[51],"we":[52],"focus":[53],"on":[54,80,99,120,150],"multi-capacity":[55,104],"(MC-OER),":[57],"multiple":[60],"are":[62],"allowed":[63],"pass":[65],"through":[66],"pins.":[70],"We":[71],"first":[72],"analyze":[73],"limitation":[75],"existing":[77,180],"model":[78,108],"based":[79,119],"min-cost":[81],"multi-commodity":[82,105],"flow":[83,106],"graph,":[84],"i.e.":[85],"MMCF":[86,101],"model,":[87,102,122],"and":[88],"point":[89],"out":[90],"reason":[92],"why":[93],"it":[94,173],"cannot":[95],"support":[96],"multi-capacity.":[97],"Based":[98],"(MC-MCF)":[107],"proposed":[110,131,164],"for":[111,139],"MC-OER":[113,141],"problem.":[114,186],"To":[115],"accelerate":[116],"solution":[118],"MC-MCF":[121,137],"wiring":[124,147],"resource":[125],"driven":[126],"partition":[127],"strategy":[128],"further":[130],"results":[133],"accelerated":[136],"algorithm":[138],"problem":[142],"with":[143],"objective":[144],"minimizing":[146],"length.":[148],"Experiments":[149],"various":[151],"grid":[152],"array":[154],"cases":[155],"(with":[156],"up":[157],"308":[159],"pins)":[160],"show":[161],"that":[162],"method":[165],"achieves":[166],"100%":[167],"routability":[168],"within":[169],"reasonable":[170],"time.":[171],"And,":[172],"performs":[174],"similarly":[175],"well":[176],"or":[177],"better":[178],"than":[179],"methods":[181],"when":[182],"solving":[183],"single-capacity":[184]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":4}],"updated_date":"2026-08-12T21:12:35.861297","created_date":"2025-10-10T00:00:00"}