{"id":"https://openalex.org/W4377969824","doi":"https://doi.org/10.1109/isqed57927.2023.10129333","title":"Design of Hardware Accelerators to Compute Parametric Capacitance Tables","display_name":"Design of Hardware Accelerators to Compute Parametric Capacitance Tables","publication_year":2023,"publication_date":"2023-04-05","ids":{"openalex":"https://openalex.org/W4377969824","doi":"https://doi.org/10.1109/isqed57927.2023.10129333"},"language":"en","primary_location":{"id":"doi:10.1109/isqed57927.2023.10129333","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/isqed57927.2023.10129333","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 24th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110002465","display_name":"Sandeep Koranne","orcid":null},"institutions":[{"id":"https://openalex.org/I1325886976","display_name":"Siemens (Germany)","ror":"https://ror.org/059mq0909","country_code":"DE","type":"company","lineage":["https://openalex.org/I1325886976"]},{"id":"https://openalex.org/I4210151799","display_name":"Siemens Healthcare (United States)","ror":"https://ror.org/054962n91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210151799"]}],"countries":["DE","US"],"is_corresponding":true,"raw_author_name":"Sandeep Koranne","raw_affiliation_strings":["Siemens EDA,Wilsonville,Oregon","Siemens EDA, Wilsonville, Oregon"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Siemens EDA,Wilsonville,Oregon","institution_ids":["https://openalex.org/I1325886976"]},{"raw_affiliation_string":"Siemens EDA, Wilsonville, Oregon","institution_ids":["https://openalex.org/I4210151799"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5110002465"],"corresponding_institution_ids":["https://openalex.org/I1325886976","https://openalex.org/I4210151799"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04632455,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7349005937576294},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.6618772149085999},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5220458507537842},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.49933314323425293},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4631442725658417},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.45722097158432007},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.45111632347106934},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.43347156047821045},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42854002118110657},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.38643959164619446},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25902384519577026},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07395040988922119},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07144290208816528}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7349005937576294},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.6618772149085999},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5220458507537842},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.49933314323425293},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4631442725658417},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.45722097158432007},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.45111632347106934},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.43347156047821045},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42854002118110657},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.38643959164619446},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25902384519577026},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07395040988922119},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07144290208816528},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C147789679","wikidata":"https://www.wikidata.org/wiki/Q11372","display_name":"Physical chemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed57927.2023.10129333","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/isqed57927.2023.10129333","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 24th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.46000000834465027}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1591720269","https://openalex.org/W2107660510","https://openalex.org/W2112311198","https://openalex.org/W2731873610","https://openalex.org/W2946637109","https://openalex.org/W2962938070","https://openalex.org/W3015514709","https://openalex.org/W4213212264","https://openalex.org/W4297239078","https://openalex.org/W4301834471","https://openalex.org/W6842457952"],"related_works":["https://openalex.org/W2990962948","https://openalex.org/W4283025278","https://openalex.org/W2084169748","https://openalex.org/W2347585086","https://openalex.org/W2082432309","https://openalex.org/W817174743","https://openalex.org/W2050492524","https://openalex.org/W4254559750","https://openalex.org/W2998315020","https://openalex.org/W1527953837"],"abstract_inverted_index":{"Advances":[0],"in":[1,96],"VLSI":[2],"process":[3,11],"have":[4],"created":[5],"a":[6,38,52,93,128],"significant":[7],"computational":[8],"burden":[9],"on":[10,127],"calibration,":[12],"and":[13,30,63,91,131],"the":[14,75,115],"generation":[15],"of":[16,19,51,77,106],"capacitance":[17,58,94],"tables":[18,59],"pre-characterized":[20],"2D":[21],"cross-section":[22],"layout":[23],"from":[24],"physical":[25],"parameters":[26],"such":[27],"as":[28],"dielectrics":[29],"layer":[31,62],"thickness.":[32],"In":[33],"this":[34,48,132],"paper":[35],"we":[36],"describe":[37],"high-level":[39],"synthesis":[40],"approach":[41,70,88,136],"to":[42,46,73,137],"design":[43],"hardware":[44,53,120],"accelerators":[45],"alleviate":[47],"concern.":[49],"Design":[50],"accelerator":[54],"which":[55,102],"can":[56,89],"produce":[57],"for":[60],"multiple":[61],"corner":[64],"combinations":[65],"is":[66,79,103,133],"presented.":[67],"An":[68],"innovative":[69],"(lambda":[71],"compression)":[72],"reduce":[74],"volume":[76],"output":[78],"also":[80,122],"described.":[81],"Simulation":[82],"shows":[83],"that":[84],"our":[85],"pipelined":[86],"superscalar":[87],"generate":[90],"solve":[92],"problem":[95],"amortized":[97],"4us":[98],"at":[99],"500MHz":[100],"clock,":[101],"three":[104],"orders":[105],"magnitude":[107],"faster":[108],"than":[109],"state-of-art":[110],"software":[111,138],"based":[112],"solutions.":[113],"Interestingly,":[114],"optimizations":[116],"suggested":[117],"by":[118],"an":[119],"implementation":[121],"give":[123],"very":[124],"good":[125],"results":[126],"CPU":[129],"implementation,":[130],"yet":[134],"another":[135],"optimization.":[139]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}