{"id":"https://openalex.org/W4377969844","doi":"https://doi.org/10.1109/isqed57927.2023.10129285","title":"Metal Inter-layer Via Keep-out-zone in M3D IC: A Critical Process-aware Design Consideration","display_name":"Metal Inter-layer Via Keep-out-zone in M3D IC: A Critical Process-aware Design Consideration","publication_year":2023,"publication_date":"2023-04-05","ids":{"openalex":"https://openalex.org/W4377969844","doi":"https://doi.org/10.1109/isqed57927.2023.10129285"},"language":"en","primary_location":{"id":"doi:10.1109/isqed57927.2023.10129285","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/isqed57927.2023.10129285","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 24th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079887499","display_name":"Madhava Sarma Vemuri","orcid":"https://orcid.org/0000-0002-8883-7790"},"institutions":[{"id":"https://openalex.org/I57328836","display_name":"North Dakota State University","ror":"https://ror.org/05h1bnb22","country_code":"US","type":"education","lineage":["https://openalex.org/I57328836"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Madhava Sarma Vemuri","raw_affiliation_strings":["North Dakota State University,Department of Electrical and Computer Engineering,Fargo,North Dakota,58105"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"North Dakota State University,Department of Electrical and Computer Engineering,Fargo,North Dakota,58105","institution_ids":["https://openalex.org/I57328836"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076972812","display_name":"Umamaheswara Rao Tida","orcid":"https://orcid.org/0000-0002-9724-1585"},"institutions":[{"id":"https://openalex.org/I57328836","display_name":"North Dakota State University","ror":"https://ror.org/05h1bnb22","country_code":"US","type":"education","lineage":["https://openalex.org/I57328836"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Umamaheswara Rao Tida","raw_affiliation_strings":["North Dakota State University,Department of Electrical and Computer Engineering,Fargo,North Dakota,58105"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"North Dakota State University,Department of Electrical and Computer Engineering,Fargo,North Dakota,58105","institution_ids":["https://openalex.org/I57328836"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I57328836"],"apc_list":null,"apc_paid":null,"fwci":3.786,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.94159089,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.5962396264076233},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5914690494537354},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5223087668418884},{"id":"https://openalex.org/keywords/process-design","display_name":"Process design","score":0.4968777000904083},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.42557352781295776},{"id":"https://openalex.org/keywords/process-engineering","display_name":"Process engineering","score":0.26444312930107117},{"id":"https://openalex.org/keywords/process-integration","display_name":"Process integration","score":0.19661235809326172},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19088804721832275},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.1605280041694641},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.06382128596305847}],"concepts":[{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.5962396264076233},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5914690494537354},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5223087668418884},{"id":"https://openalex.org/C55396564","wikidata":"https://www.wikidata.org/wiki/Q3084971","display_name":"Process design","level":3,"score":0.4968777000904083},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.42557352781295776},{"id":"https://openalex.org/C21880701","wikidata":"https://www.wikidata.org/wiki/Q2144042","display_name":"Process engineering","level":1,"score":0.26444312930107117},{"id":"https://openalex.org/C54725748","wikidata":"https://www.wikidata.org/wiki/Q7247277","display_name":"Process integration","level":2,"score":0.19661235809326172},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19088804721832275},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.1605280041694641},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.06382128596305847}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed57927.2023.10129285","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/isqed57927.2023.10129285","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 24th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1560950418","https://openalex.org/W1579249848","https://openalex.org/W1964678809","https://openalex.org/W1995669179","https://openalex.org/W2015755932","https://openalex.org/W2021910166","https://openalex.org/W2071003187","https://openalex.org/W2091487568","https://openalex.org/W2097069052","https://openalex.org/W2137654743","https://openalex.org/W2146704626","https://openalex.org/W2149277680","https://openalex.org/W2170470646","https://openalex.org/W2537505931","https://openalex.org/W2579431025","https://openalex.org/W2585097298","https://openalex.org/W2604226441","https://openalex.org/W2768265037","https://openalex.org/W2785411521","https://openalex.org/W2905199518","https://openalex.org/W2914051913","https://openalex.org/W2946670511","https://openalex.org/W2954116083","https://openalex.org/W3003644235","https://openalex.org/W3083057417","https://openalex.org/W3113152395","https://openalex.org/W3128700355","https://openalex.org/W3196965653","https://openalex.org/W6773528246"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W4296001792","https://openalex.org/W1795478320","https://openalex.org/W4245874871","https://openalex.org/W2493684139","https://openalex.org/W1558182557","https://openalex.org/W2053612679","https://openalex.org/W818872445"],"abstract_inverted_index":{"Metal":[0],"inter-layer":[1,14],"via":[2],"(MIV)":[3],"in":[4,39,67,78,158,183],"Monolithic":[5],"three-dimensional":[6],"integrated":[7],"circuits":[8],"(M3D-IC)":[9],"is":[10,29,125,165,197],"used":[11],"to":[12,31,43,63,88,115,154],"connect":[13],"devices":[15,59,96],"and":[16,19,122],"provide":[17],"power":[18],"clock":[20],"signals":[21],"across":[22],"multiple":[23],"layers.":[24],"The":[25],"size":[26],"of":[27,35,52,57,80,92,119,169,174],"MIV":[28,53,87,93,98,111,142],"comparable":[30],"logic":[32],"gates":[33],"because":[34],"the":[36,50,55,76,90,101,107,117,129,138,144,149,162,200],"significant":[37],"reduction":[38],"substrate":[40,171],"layers":[41],"due":[42],"sequential":[44],"integration.":[45],"Despite":[46],"MIV\u2019s":[47],"small":[48],"size,":[49],"impact":[51],"on":[54,94,128,199],"performance":[56,79],"adjacent":[58,95],"should":[60,112],"be":[61,113,188],"considered":[62,114],"implement":[64],"IC":[65],"designs":[66],"M3D-IC":[68],"technology.":[69],"In":[70,132],"this":[71,123,133,181],"work,":[72],"we":[73,135],"systematically":[74],"study":[75],"changes":[77],"transistors":[81],"when":[82,97,161],"they":[83],"are":[84],"placed":[85,140],"near":[86,141],"understand":[89],"effect":[91],"passes":[99],"through":[100],"substrate.":[102],"Simulation":[103],"results":[104],"suggest":[105],"that":[106,137],"keep-out-zone":[108],"(KOZ)":[109],"for":[110],"ensure":[116],"reliability":[118],"M3DIC":[120,130],"technology":[121],"KOZ":[124,193],"highly":[126],"dependent":[127,198],"process.":[131,201],"paper,":[134],"show":[136,179],"transistor":[139],"considering":[143],"M1":[145],"metal":[146],"pitch":[147],"as":[148],"separation":[150],"will":[151],"have":[152],"up":[153],"68,":[155],"668\u00d7":[156],"increase":[157,182],"leakage":[159,184],"current,":[160],"channel":[163],"doping":[164,168],"1015cm\u22123,":[166],"source/drain":[167],"1018cm\u22123and":[170],"layer":[172],"height":[173],"100":[175],"nm.":[176],"We":[177],"also":[178,187],"that,":[180],"current":[185],"can":[186],"reduced":[189],"significantly":[190],"by":[191],"having":[192],"around":[194],"MIV,":[195],"which":[196]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}