{"id":"https://openalex.org/W4283713746","doi":"https://doi.org/10.1109/isqed54688.2022.9806287","title":"HW/SW Codesign for Approximate In-Memory Computing","display_name":"HW/SW Codesign for Approximate In-Memory Computing","publication_year":2022,"publication_date":"2022-04-06","ids":{"openalex":"https://openalex.org/W4283713746","doi":"https://doi.org/10.1109/isqed54688.2022.9806287"},"language":"en","primary_location":{"id":"doi:10.1109/isqed54688.2022.9806287","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed54688.2022.9806287","pdf_url":null,"source":{"id":"https://openalex.org/S4363607671","display_name":"2022 23rd International Symposium on Quality Electronic Design (ISQED)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 23rd International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054764590","display_name":"Simon Thomann","orcid":"https://orcid.org/0000-0002-7902-9353"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Simon Thomann","raw_affiliation_strings":["Chair of Semiconductor Test and Reliability (STAR) University of Stuttgart,Stuttgart,Germany","Chair of Semiconductor Test and Reliability (STAR) University of Stuttgart, Stuttgart, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Semiconductor Test and Reliability (STAR) University of Stuttgart,Stuttgart,Germany","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"Chair of Semiconductor Test and Reliability (STAR) University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004961847","display_name":"Hong L. G. Nguyen","orcid":null},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hong L. G. Nguyen","raw_affiliation_strings":["Chair of Semiconductor Test and Reliability (STAR) University of Stuttgart,Stuttgart,Germany","Chair of Semiconductor Test and Reliability (STAR) University of Stuttgart, Stuttgart, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Semiconductor Test and Reliability (STAR) University of Stuttgart,Stuttgart,Germany","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"Chair of Semiconductor Test and Reliability (STAR) University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059133190","display_name":"Hussam Amrouch","orcid":"https://orcid.org/0000-0002-5649-3102"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hussam Amrouch","raw_affiliation_strings":["Chair of Semiconductor Test and Reliability (STAR) University of Stuttgart,Stuttgart,Germany","Chair of Semiconductor Test and Reliability (STAR) University of Stuttgart, Stuttgart, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Semiconductor Test and Reliability (STAR) University of Stuttgart,Stuttgart,Germany","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"Chair of Semiconductor Test and Reliability (STAR) University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5054764590"],"corresponding_institution_ids":["https://openalex.org/I100066346"],"apc_list":null,"apc_paid":null,"fwci":0.9667,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.67447192,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12046","display_name":"MXene and MAX Phase Materials","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.8419238924980164},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7517338991165161},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.594391942024231},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.580962061882019},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.5004298686981201},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49933862686157227},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4812590777873993},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.467303991317749},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.46189936995506287},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.44141480326652527},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38135838508605957},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3742031753063202},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.29858148097991943},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27199286222457886},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10809725522994995}],"concepts":[{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.8419238924980164},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7517338991165161},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.594391942024231},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.580962061882019},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5004298686981201},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49933862686157227},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4812590777873993},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.467303991317749},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.46189936995506287},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.44141480326652527},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38135838508605957},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3742031753063202},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.29858148097991943},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27199286222457886},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10809725522994995},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.0},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed54688.2022.9806287","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed54688.2022.9806287","pdf_url":null,"source":{"id":"https://openalex.org/S4363607671","display_name":"2022 23rd International Symposium on Quality Electronic Design (ISQED)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 23rd International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1539686131","https://openalex.org/W1966797259","https://openalex.org/W2062143991","https://openalex.org/W2070862086","https://openalex.org/W2102754081","https://openalex.org/W2476008461","https://openalex.org/W2554538030","https://openalex.org/W2613567208","https://openalex.org/W2659627408","https://openalex.org/W2795870271","https://openalex.org/W2799717108","https://openalex.org/W2889210320","https://openalex.org/W2899077824","https://openalex.org/W2950268605","https://openalex.org/W2963363970","https://openalex.org/W2963446207","https://openalex.org/W3019791076","https://openalex.org/W3033330790","https://openalex.org/W3034900101","https://openalex.org/W3036478084","https://openalex.org/W3038698523","https://openalex.org/W3039362986","https://openalex.org/W3105115497","https://openalex.org/W3120740533","https://openalex.org/W3136836094","https://openalex.org/W3137500779","https://openalex.org/W3167846368","https://openalex.org/W3216271746","https://openalex.org/W4200582452","https://openalex.org/W4212770221","https://openalex.org/W4212816501","https://openalex.org/W4212996836","https://openalex.org/W4226199505","https://openalex.org/W6675180675","https://openalex.org/W6755656697","https://openalex.org/W6792373496"],"related_works":["https://openalex.org/W2068933159","https://openalex.org/W2561621772","https://openalex.org/W1966442185","https://openalex.org/W4322580884","https://openalex.org/W3212430008","https://openalex.org/W2960205134","https://openalex.org/W4280603410","https://openalex.org/W4391088680","https://openalex.org/W2518875864","https://openalex.org/W4283713746"],"abstract_inverted_index":{"Innovations":[0],"in":[1,88,99],"Artificial":[2],"Intelligence":[3],"(AI)":[4],"algorithms":[5],"are":[6,20,32],"rapidly":[7],"reshaping":[8],"our":[9],"world":[10],"and":[11,75,96,115,158,181],"daily":[12],"life.":[13],"However,":[14],"Deep":[15],"Neural":[16],"Networks":[17],"(DNNs),":[18],"which":[19],"the":[21,38,47,56,61,67,71,89,105,122,126],"heart":[22],"of":[23,37,45,50],"many":[24],"AI":[25,103],"algorithms,":[26],"impose":[27],"profound":[28],"challenges":[29],"when":[30],"they":[31],"being":[33],"executed":[34],"on":[35,134],"top":[36],"existing":[39,57],"computer":[40],"architectures.":[41],"As":[42],"a":[43,85],"matter":[44],"fact,":[46],"massive":[48],"amount":[49],"data,":[51],"that":[52,142],"DNNs":[53],"demand,":[54],"overwhelms":[55],"von-Neumann":[58],"architecture":[59],"because":[60],"latter":[62],"is":[63],"fundamentally":[64],"bottlenecked":[65],"by":[66],"data":[68],"movement":[69],"between":[70,176],"physically-separated":[72],"processing":[73],"elements":[74],"memory":[76],"blocks.":[77],"Therefore,":[78],"there":[79],"is,":[80],"more":[81],"than":[82],"ever":[83],"before,":[84],"relentless":[86],"increase":[87],"need":[90],"for":[91],"breakthroughs":[92,110],"at":[93],"both":[94,153],"hardware":[95],"software":[97],"sides":[98],"order":[100],"to":[101,104],"bring":[102],"next":[106],"level.":[107],"Nevertheless,":[108],"such":[109],"would":[111],"indispensably":[112],"necessitate":[113],"novel":[114,182],"elegant":[116],"HW/SW":[117],"codesign":[118,171],"methodologies":[119],"towards":[120,186],"maximizing":[121],"accuracy":[123],"without":[124],"scarifying":[125],"gained":[127],"efficiency.":[128],"In":[129],"this":[130],"work,":[131],"we":[132,167],"focus":[133],"how":[135,169],"Ternary":[136],"Content":[137],"Addressable":[138],"Memory":[139],"(TCAM)":[140],"circuits,":[141],"perform":[143],"approximate":[144],"in-memory":[145],"Hamming":[146],"distance":[147],"computing,":[148],"can":[149],"be":[150],"realized":[151],"using":[152],"classical":[154],"CMOS-based":[155],"SRAM":[156],"memories":[157],"emerging":[159],"beyond-CMOS":[160],"Ferroelectric":[161],"FET":[162],"(FeFET)":[163],"non-volatile":[164],"memories.":[165],"Further,":[166],"demonstrate":[168],"HS/SW":[170],"allows":[172],"an":[173],"outstanding":[174],"synergy":[175],"brain-inspired":[177],"Hyperdimensional":[178],"Computing":[179],"(HDC)":[180],"beyond-von":[183],"Neumann":[184],"architectures":[185],"realizing":[187],"ultra-efficient,":[188],"yet":[189],"accurate":[190],"machine":[191],"learning":[192],"algorithms.":[193]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}