{"id":"https://openalex.org/W4283736599","doi":"https://doi.org/10.1109/isqed54688.2022.9806258","title":"FastMem: A Fast Architecture-aware Memory Layout Design","display_name":"FastMem: A Fast Architecture-aware Memory Layout Design","publication_year":2022,"publication_date":"2022-04-06","ids":{"openalex":"https://openalex.org/W4283736599","doi":"https://doi.org/10.1109/isqed54688.2022.9806258"},"language":"en","primary_location":{"id":"doi:10.1109/isqed54688.2022.9806258","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed54688.2022.9806258","pdf_url":null,"source":{"id":"https://openalex.org/S4363607671","display_name":"2022 23rd International Symposium on Quality Electronic Design (ISQED)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 23rd International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087521372","display_name":"Alok Parmar","orcid":null},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Alok Parmar","raw_affiliation_strings":["International Institute of Information Technology,Bangalore,India","International Institute of Information Technology, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology,Bangalore,India","institution_ids":["https://openalex.org/I181514455"]},{"raw_affiliation_string":"International Institute of Information Technology, Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083253819","display_name":"Kailash Prasad","orcid":"https://orcid.org/0000-0002-4873-7728"},"institutions":[{"id":"https://openalex.org/I27674431","display_name":"Indian Institute of Technology Gandhinagar","ror":"https://ror.org/0036p5w23","country_code":"IN","type":"education","lineage":["https://openalex.org/I27674431"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kailash Prasad","raw_affiliation_strings":["Indian Institute of Technology,Gandhinagar,India","Indian Institute of Technology, Gandhinagar, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology,Gandhinagar,India","institution_ids":["https://openalex.org/I27674431"]},{"raw_affiliation_string":"Indian Institute of Technology, Gandhinagar, India","institution_ids":["https://openalex.org/I27674431"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101502774","display_name":"Nanditha Rao","orcid":"https://orcid.org/0000-0003-2369-0836"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Nanditha Rao","raw_affiliation_strings":["International Institute of Information Technology,Bangalore,India","International Institute of Information Technology, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology,Bangalore,India","institution_ids":["https://openalex.org/I181514455"]},{"raw_affiliation_string":"International Institute of Information Technology, Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080209114","display_name":"Joycee Mekie","orcid":"https://orcid.org/0000-0001-9646-1941"},"institutions":[{"id":"https://openalex.org/I27674431","display_name":"Indian Institute of Technology Gandhinagar","ror":"https://ror.org/0036p5w23","country_code":"IN","type":"education","lineage":["https://openalex.org/I27674431"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Joycee Mekie","raw_affiliation_strings":["Indian Institute of Technology,Gandhinagar,India","Indian Institute of Technology, Gandhinagar, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology,Gandhinagar,India","institution_ids":["https://openalex.org/I27674431"]},{"raw_affiliation_string":"Indian Institute of Technology, Gandhinagar, India","institution_ids":["https://openalex.org/I27674431"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4283,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.44771784,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"120","last_page":"126"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7606648802757263},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6941208839416504},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.5438163876533508},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.527561366558075},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.47093668580055237},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4557998776435852},{"id":"https://openalex.org/keywords/performance-metric","display_name":"Performance metric","score":0.4424746334552765},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3785005807876587},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3536924123764038},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3272818624973297},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.27438822388648987},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10179793834686279},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09203997254371643}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7606648802757263},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6941208839416504},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.5438163876533508},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.527561366558075},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.47093668580055237},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4557998776435852},{"id":"https://openalex.org/C2780898871","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Performance metric","level":2,"score":0.4424746334552765},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3785005807876587},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3536924123764038},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3272818624973297},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.27438822388648987},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10179793834686279},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09203997254371643},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed54688.2022.9806258","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed54688.2022.9806258","pdf_url":null,"source":{"id":"https://openalex.org/S4363607671","display_name":"2022 23rd International Symposium on Quality Electronic Design (ISQED)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 23rd International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320334771","display_name":"Science and Engineering Research Board","ror":"https://ror.org/03ffdsr55"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2041811089","https://openalex.org/W2059229756","https://openalex.org/W2141736089","https://openalex.org/W2143939726","https://openalex.org/W2171577135","https://openalex.org/W2171825402","https://openalex.org/W2464177207","https://openalex.org/W2537959404","https://openalex.org/W2903932107","https://openalex.org/W6719768283"],"related_works":["https://openalex.org/W4361804730","https://openalex.org/W2142113611","https://openalex.org/W2334467465","https://openalex.org/W2018387840","https://openalex.org/W2087870008","https://openalex.org/W2045629210","https://openalex.org/W2162534555","https://openalex.org/W2752178021","https://openalex.org/W2143024819","https://openalex.org/W4247159817"],"abstract_inverted_index":{"Memory":[0],"design":[1],"can":[2,76],"be":[3,39,78],"an":[4,52,71],"extremely":[5],"challenging":[6],"and":[7,65,100,125,143,163,180],"time-consuming":[8],"task,":[9],"which":[10,75],"includes":[11],"several":[12],"exploratory":[13],"studies":[14],"to":[15,25,57,80,84,92,117,119,127,134,139,158],"find":[16],"the":[17,22,28,61,86,107,121,128,141,151,160,174,184,193,228],"most":[18],"optimal":[19,94],"size":[20],"of":[21,106,123,176,186],"array.":[23],"Thus,":[24,136],"speed":[26],"up":[27],"memory":[29,82,95,190],"design,":[30],"it":[31],"is":[32],"imperative":[33],"that":[34,54,182,201],"low-level":[35],"circuit":[36],"details":[37],"should":[38],"masked":[40],"when":[41],"doing":[42],"architectural":[43,72],"analysis.":[44],"In":[45],"this":[46],"paper,":[47],"we":[48,109,137],"propose":[49],"FastMem":[50,91,155,199],"-":[51],"approach":[53],"allows":[55,156],"designers":[56],"obtain":[58,85,93],"memories":[59],"with":[60],"highest":[62],"area-efficiency":[63],"(AE)":[64],"least":[66],"energy-delay":[67],"product":[68],"(EDP)":[69],"using":[70],"tool":[73],"(CACTI)":[74],"then":[77],"fed":[79],"a":[81,171,202,220],"compiler":[83],"final":[87],"layout.":[88],"We":[89,169],"use":[90],"configurations":[96],"for":[97,188,215,227],"65nm,":[98],"32nm,":[99],"7nm":[101],"technology":[102,113,147,230],"nodes.":[103],"As":[104],"part":[105],"experiments,":[108],"observe":[110],"that,":[111],"as":[112,167],"scales":[114],"from":[115,132],"65nm":[116],"32nm":[118],"7nm,":[120],"contribution":[122],"peripherals":[124,142],"interconnects":[126,144],"access":[129],"time":[130],"increases":[131],"32%":[133],"70%.":[135],"need":[138],"optimize":[140],"at":[145],"lower":[146],"nodes":[148],"rather":[149],"than":[150],"actual":[152],"SRAM":[153,165],"cells.":[154],"us":[157],"study":[159],"near-threshold":[161],"operation":[162],"8T":[164],"configuration":[166],"well.":[168],"introduce":[170],"metric":[172],"called":[173],"Figure":[175],"Metric":[177],"(FOM=":[178],"AE/EDP)":[179],"show":[181],"increasing":[183],"number":[185],"banks":[187],"large-sized":[189],"arrays":[191],"improves":[192],"FOM":[194,211],"by":[195],"nearly":[196],"33%.":[197],"Lastly,":[198],"shows":[200],"square":[203],"(or":[204],"near-square)":[205],"sub-array":[206,222],"results":[207,223],"in":[208,224],"75%":[209],"higher":[210],"against":[212],"skewed":[213,221],"sub-arrays":[214],"bulk":[216],"CMOS":[217],"technology,":[218],"whereas":[219],"optimum":[225],"performance":[226],"FinFET":[229],"node.":[231]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}