{"id":"https://openalex.org/W3160444497","doi":"https://doi.org/10.1109/isqed51717.2021.9424363","title":"SoC Trust Validation Using Assertion-Based Security Monitors","display_name":"SoC Trust Validation Using Assertion-Based Security Monitors","publication_year":2021,"publication_date":"2021-04-07","ids":{"openalex":"https://openalex.org/W3160444497","doi":"https://doi.org/10.1109/isqed51717.2021.9424363","mag":"3160444497"},"language":"en","primary_location":{"id":"doi:10.1109/isqed51717.2021.9424363","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed51717.2021.9424363","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043418454","display_name":"Khitam M. Alatoun","orcid":null},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Khitam Alatoun","raw_affiliation_strings":["Digital Design Environments Laboratory, University of Cincinnati, Cincinnati, OH, USA"],"affiliations":[{"raw_affiliation_string":"Digital Design Environments Laboratory, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026934492","display_name":"Bharath Shankaranarayanan","orcid":null},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bharath Shankaranarayanan","raw_affiliation_strings":["Digital Design Environments Laboratory, University of Cincinnati, Cincinnati, OH, USA"],"affiliations":[{"raw_affiliation_string":"Digital Design Environments Laboratory, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036519845","display_name":"Shanmukha Murali Achyutha","orcid":null},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shanmukha Murali Achyutha","raw_affiliation_strings":["Digital Design Environments Laboratory, University of Cincinnati, Cincinnati, OH, USA"],"affiliations":[{"raw_affiliation_string":"Digital Design Environments Laboratory, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040975645","display_name":"Ranga Vemuri","orcid":"https://orcid.org/0000-0002-4903-2746"},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ranga Vemuri","raw_affiliation_strings":["Digital Design Environments Laboratory, University of Cincinnati, Cincinnati, OH, USA"],"affiliations":[{"raw_affiliation_string":"Digital Design Environments Laboratory, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5043418454"],"corresponding_institution_ids":["https://openalex.org/I63135867"],"apc_list":null,"apc_paid":null,"fwci":2.0725,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.86462607,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"496","last_page":"503"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8009762763977051},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6378709673881531},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6142789721488953},{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.6017505526542664},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5686048269271851},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.46320995688438416},{"id":"https://openalex.org/keywords/hardware-security-module","display_name":"Hardware security module","score":0.45109060406684875},{"id":"https://openalex.org/keywords/assertion","display_name":"Assertion","score":0.4356248378753662},{"id":"https://openalex.org/keywords/software-security-assurance","display_name":"Software security assurance","score":0.429246187210083},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41401174664497375},{"id":"https://openalex.org/keywords/computer-security-model","display_name":"Computer security model","score":0.41207560896873474},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.35618507862091064},{"id":"https://openalex.org/keywords/security-service","display_name":"Security service","score":0.3550054430961609},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.27962595224380493},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.2577732801437378},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.25561630725860596},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.2314966320991516},{"id":"https://openalex.org/keywords/information-security","display_name":"Information security","score":0.18092066049575806},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1474083960056305}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8009762763977051},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6378709673881531},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6142789721488953},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.6017505526542664},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5686048269271851},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.46320995688438416},{"id":"https://openalex.org/C39217717","wikidata":"https://www.wikidata.org/wiki/Q1432354","display_name":"Hardware security module","level":3,"score":0.45109060406684875},{"id":"https://openalex.org/C40422974","wikidata":"https://www.wikidata.org/wiki/Q741248","display_name":"Assertion","level":2,"score":0.4356248378753662},{"id":"https://openalex.org/C62913178","wikidata":"https://www.wikidata.org/wiki/Q7554361","display_name":"Software security assurance","level":4,"score":0.429246187210083},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41401174664497375},{"id":"https://openalex.org/C121822524","wikidata":"https://www.wikidata.org/wiki/Q5157582","display_name":"Computer security model","level":2,"score":0.41207560896873474},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.35618507862091064},{"id":"https://openalex.org/C29983905","wikidata":"https://www.wikidata.org/wiki/Q7445066","display_name":"Security service","level":3,"score":0.3550054430961609},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.27962595224380493},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.2577732801437378},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.25561630725860596},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.2314966320991516},{"id":"https://openalex.org/C527648132","wikidata":"https://www.wikidata.org/wiki/Q189900","display_name":"Information security","level":2,"score":0.18092066049575806},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1474083960056305}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed51717.2021.9424363","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed51717.2021.9424363","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.75,"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320338294","display_name":"Air Force Research Laboratory","ror":"https://ror.org/02e2egq70"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W55150055","https://openalex.org/W1593145661","https://openalex.org/W1784615863","https://openalex.org/W2012262513","https://openalex.org/W2071589114","https://openalex.org/W2093263583","https://openalex.org/W2098178883","https://openalex.org/W2105167627","https://openalex.org/W2105337588","https://openalex.org/W2107182799","https://openalex.org/W2137974383","https://openalex.org/W2145125458","https://openalex.org/W2165601498","https://openalex.org/W2491385276","https://openalex.org/W2601893724","https://openalex.org/W2990199475","https://openalex.org/W4230220072"],"related_works":["https://openalex.org/W2784006287","https://openalex.org/W2907868081","https://openalex.org/W2000428303","https://openalex.org/W2222589037","https://openalex.org/W4252804791","https://openalex.org/W2037791655","https://openalex.org/W2132108029","https://openalex.org/W2032098076","https://openalex.org/W34731052","https://openalex.org/W2056275442"],"abstract_inverted_index":{"Modern":[0],"SoC":[1,24,47,106,161],"applications":[2],"include":[3],"a":[4,61,104,110],"variety":[5],"of":[6,29,33,67],"sensitive":[7],"modules":[8],"in":[9,119,141],"which":[10,155],"data":[11],"must":[12],"be":[13],"protected":[14,34],"against":[15],"malicious":[16],"access.":[17],"Security":[18],"vulnerabilities,":[19],"when":[20],"exercised":[21],"during":[22,56],"the":[23,85,97,127,160],"operation,":[25],"lead":[26],"to":[27,40,77,103,151],"denial":[28],"service":[30],"or":[31],"disclosure":[32],"data.":[35],"Hence,":[36],"it":[37,102],"is":[38,87],"essential":[39],"undertake":[41],"security":[42,54,69,75,80,115],"validation":[43],"before":[44],"and":[45,49,92,100,135,145],"after":[46],"fabrication":[48],"make":[50],"provisions":[51],"for":[52,63,89,164],"continuous":[53],"assessment":[55],"operation.":[57],"This":[58],"paper":[59],"presents":[60],"methodology":[62],"optimized":[64],"post-deployment":[65],"monitoring":[66],"SoC's":[68],"properties":[70,94],"by":[71,95],"migrating":[72],"pre-fab":[73],"design":[74,107,162],"assertions":[76,116,128],"post-fab":[78],"run-time":[79],"monitors.":[81],"We":[82],"show":[83],"that":[84],"method":[86],"scalable":[88],"large":[90,105],"systems":[91],"complex":[93],"optimizing":[96],"hardware":[98,153],"monitors":[99,154],"applying":[101],"based":[108],"on":[109],"OpenRISC-1200":[111],"SoC.":[112],"About":[113],"40":[114],"were":[117,129,149,156],"specified":[118],"System":[120],"Verilog":[121],"Assertions":[122],"(SVA).":[123],"Following":[124,138],"formal":[125],"verification,":[126],"synthesized":[130],"into":[131],"finite":[132],"state":[133],"machines":[134],"cross":[136],"optimized.":[137],"code":[139],"generation":[140],"Verilog,":[142],"commercial":[143],"logic":[144],"layout":[146],"synthesis":[147],"tools":[148],"used":[150],"generate":[152],"then":[157],"integrated":[158],"with":[159],"ready":[163],"fabrication.":[165]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}