{"id":"https://openalex.org/W3163258696","doi":"https://doi.org/10.1109/isqed51717.2021.9424336","title":"Formal Verification Aware Redundant Sequential Logic Optimization to Improve Design Utilization","display_name":"Formal Verification Aware Redundant Sequential Logic Optimization to Improve Design Utilization","publication_year":2021,"publication_date":"2021-04-07","ids":{"openalex":"https://openalex.org/W3163258696","doi":"https://doi.org/10.1109/isqed51717.2021.9424336","mag":"3163258696"},"language":"en","primary_location":{"id":"doi:10.1109/isqed51717.2021.9424336","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed51717.2021.9424336","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081985631","display_name":"Rushabh Shah","orcid":"https://orcid.org/0009-0003-2205-2637"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Rushabh Shah","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5102490215","display_name":"Krishna C. Agrawal","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Krishna Agrawal","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5081985631"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06295361,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"233","last_page":"237"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7414048910140991},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.6173058152198792},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5699517726898193},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5393796563148499},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5325177311897278},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4482041001319885},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.43211862444877625},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.43026307225227356},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.39922913908958435},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37470513582229614},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3371387720108032},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.28392234444618225},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.19818297028541565},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.15807312726974487},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13092941045761108},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10347038507461548}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7414048910140991},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.6173058152198792},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5699517726898193},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5393796563148499},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5325177311897278},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4482041001319885},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.43211862444877625},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.43026307225227356},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39922913908958435},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37470513582229614},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3371387720108032},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.28392234444618225},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.19818297028541565},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.15807312726974487},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13092941045761108},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10347038507461548},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed51717.2021.9424336","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed51717.2021.9424336","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5699999928474426,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1962819162","https://openalex.org/W2069652521","https://openalex.org/W2110968362","https://openalex.org/W2120624822","https://openalex.org/W2148866206","https://openalex.org/W2149966501","https://openalex.org/W4238178324","https://openalex.org/W6667866629","https://openalex.org/W6681760602","https://openalex.org/W6682112584"],"related_works":["https://openalex.org/W1966764473","https://openalex.org/W2098419840","https://openalex.org/W2789349722","https://openalex.org/W2121963733","https://openalex.org/W4318684523","https://openalex.org/W2766377030","https://openalex.org/W1977171228","https://openalex.org/W2170504327","https://openalex.org/W2102927888","https://openalex.org/W2145083747"],"abstract_inverted_index":{"With":[0],"continuous":[1],"advancement":[2],"in":[3,83,130],"technology,":[4],"semiconductor":[5],"industry":[6],"is":[7,30,48,80],"moving":[8],"towards":[9],"lower":[10,22],"process":[11,95],"nodes":[12],"to":[13,49,67,96,108,127,136],"improve":[14],"transistor":[15],"density,":[16],"performance,":[17],"and":[18,27,56,85,94,104,134,154,162],"power":[19,155],"optimization.":[20],"For":[21],"nodes,":[23],"fabrication":[24],"gets":[25],"costlier":[26],"area":[28,153],"reduction":[29,129,141],"of":[31,44,76,168],"prime":[32],"importance.":[33],"To":[34],"align":[35,68],"with":[36,52,69],"this":[37,106],"goal,":[38],"while":[39],"doing":[40],"physical":[41],"implementation":[42],"one":[43],"the":[45,166],"key":[46],"targets":[47],"synthesize":[50],"design":[51,147,160],"most":[53],"optimal":[54],"logic":[55,79,99,117,152],"less":[57],"redundant":[58,78,98],"functional":[59],"logic.":[60],"Even":[61],"though":[62],"synthesis":[63,84,113],"tools":[64],"are":[65,73],"optimized":[66],"customers":[70],"target,":[71],"there":[72],"limitations.":[74],"Identification":[75],"such":[77,111],"possible":[81],"both":[82],"formal":[86,163],"verification":[87,164],"tools.":[88],"This":[89,149],"paper":[90],"presents":[91],"novel":[92],"algorithm":[93],"identify":[97],"using":[100],"Formal":[101],"Verification":[102],"tool":[103,114],"use":[105],"data":[107],"generate":[109],"ECO":[110],"that":[112],"can":[115],"optimize":[116],"better":[118],"than":[119],"current":[120],"known":[121],"methods.":[122],"Using":[123],"proposed":[124],"solution,":[125],"1K":[126],"38K":[128],"sequential":[131],"cell":[132,139],"count":[133,140],"4K":[135],"85K":[137],"overall":[138],"has":[142],"been":[143],"observed":[144],"for":[145],"various":[146],"cases.":[148],"solution":[150],"provides":[151],"saving":[156],"without":[157],"compromising":[158],"on":[159],"testability":[161],"at":[165],"cost":[167],"runtime":[169],"increase.":[170]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}