{"id":"https://openalex.org/W3163324885","doi":"https://doi.org/10.1109/isqed51717.2021.9424327","title":"Enabling ECC and Repair Features in an eFuse Box for Memory Repair Applications","display_name":"Enabling ECC and Repair Features in an eFuse Box for Memory Repair Applications","publication_year":2021,"publication_date":"2021-04-07","ids":{"openalex":"https://openalex.org/W3163324885","doi":"https://doi.org/10.1109/isqed51717.2021.9424327","mag":"3163324885"},"language":"en","primary_location":{"id":"doi:10.1109/isqed51717.2021.9424327","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed51717.2021.9424327","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013372606","display_name":"Miguel Costa","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Miguel Costa","raw_affiliation_strings":["Intel Corporation, Intel Technology Pvt Ltd"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Intel Technology Pvt Ltd","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070551800","display_name":"Srikanth Beerla","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Srikanth Beerla","raw_affiliation_strings":["Intel Corporation, Intel Technology Pvt Ltd"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Intel Technology Pvt Ltd","institution_ids":["https://openalex.org/I4210158342"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5013372606"],"corresponding_institution_ids":["https://openalex.org/I4210158342"],"apc_list":null,"apc_paid":null,"fwci":0.4606,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.57273588,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"221","last_page":"226"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6677210927009583},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.588351309299469},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.57021564245224},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.5701838731765747},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5422843098640442},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4454421401023865},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33842018246650696},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21885928511619568}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6677210927009583},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.588351309299469},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.57021564245224},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.5701838731765747},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5422843098640442},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4454421401023865},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33842018246650696},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21885928511619568},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed51717.2021.9424327","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed51717.2021.9424327","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1994359746","https://openalex.org/W2020860185","https://openalex.org/W2072717808","https://openalex.org/W2097230088","https://openalex.org/W2138356008","https://openalex.org/W2146999492","https://openalex.org/W2169167566","https://openalex.org/W2304063604","https://openalex.org/W3010363380","https://openalex.org/W6655490732","https://openalex.org/W6685039361"],"related_works":["https://openalex.org/W2787993192","https://openalex.org/W2158269427","https://openalex.org/W4381280689","https://openalex.org/W2847365777","https://openalex.org/W3128025644","https://openalex.org/W2355048207","https://openalex.org/W2750422482","https://openalex.org/W3125827053","https://openalex.org/W2920521957","https://openalex.org/W4214882840"],"abstract_inverted_index":{"To":[0,27],"manage":[1],"yield":[2],"on":[3,15],"the":[4,16,19,23,30],"ever-growing":[5],"memories":[6,33],"in":[7],"SoCs":[8],"it":[9],"is":[10],"critical":[11],"not":[12,54],"to":[13,42,57,66,82],"compromise":[14],"reliability":[17,44],"of":[18],"eFuse":[20,32,68,80],"box":[21,81],"storing":[22],"memory":[24],"repair":[25,40,69],"data.":[26],"this":[28],"end,":[29],"latest":[31],"support":[34],"Error":[35],"Correction":[36],"Code":[37],"(ECC)":[38],"and":[39,45,70],"features":[41],"increase":[43],"enhance":[46],"yield.":[47],"However,":[48],"conventional":[49],"Design-For-Test":[50],"(DFT)":[51],"methods":[52],"do":[53],"provide":[55],"solutions":[56],"leverage":[58],"those":[59],"features.":[60],"This":[61],"paper":[62],"proposes":[63],"a":[64,72,86],"methodology":[65],"enable":[67],"presents":[71],"custom":[73],"ECC":[74],"logic":[75],"module":[76],"that":[77],"allows":[78],"an":[79],"seamlessly":[83],"interface":[84],"with":[85],"near-industry-standard":[87],"Built-In":[88],"Self-Repair":[89],"(BISR)":[90],"controller.":[91]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}