{"id":"https://openalex.org/W3161063907","doi":"https://doi.org/10.1109/isqed51717.2021.9424318","title":"Chip Package Co-design and Physical Verification for Heterogeneous Integration","display_name":"Chip Package Co-design and Physical Verification for Heterogeneous Integration","publication_year":2021,"publication_date":"2021-04-07","ids":{"openalex":"https://openalex.org/W3161063907","doi":"https://doi.org/10.1109/isqed51717.2021.9424318","mag":"3161063907"},"language":"en","primary_location":{"id":"doi:10.1109/isqed51717.2021.9424318","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed51717.2021.9424318","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091837589","display_name":"Rajsaktish Sankaranarayanan","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Rajsaktish Sankaranarayanan","raw_affiliation_strings":["Intel Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046928501","display_name":"Archanna Srinivasan","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Archanna Srinivasan","raw_affiliation_strings":["Intel Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084015753","display_name":"A. A. Zaliznyak","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arch Zaliznyak","raw_affiliation_strings":["Intel Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048809775","display_name":"Sreelekha Mittai","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sreelekha Mittai","raw_affiliation_strings":["Intel Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5091837589"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.2005,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.49050761,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"275","last_page":"279"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9832000136375427,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9782000184059143,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6823108196258545},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.6292023062705994},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5291032195091248},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.524217963218689},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4989182949066162},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4697722792625427},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4608544707298279},{"id":"https://openalex.org/keywords/integrated-design","display_name":"Integrated design","score":0.45238661766052246},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4380331337451935},{"id":"https://openalex.org/keywords/design-cycle","display_name":"Design cycle","score":0.4356468617916107},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.3223794996738434},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.20851680636405945},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19938287138938904},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08078542351722717}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6823108196258545},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.6292023062705994},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5291032195091248},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.524217963218689},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4989182949066162},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4697722792625427},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4608544707298279},{"id":"https://openalex.org/C2778588580","wikidata":"https://www.wikidata.org/wiki/Q6043060","display_name":"Integrated design","level":2,"score":0.45238661766052246},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4380331337451935},{"id":"https://openalex.org/C2982740150","wikidata":"https://www.wikidata.org/wiki/Q5249230","display_name":"Design cycle","level":2,"score":0.4356468617916107},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.3223794996738434},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.20851680636405945},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19938287138938904},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08078542351722717},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C147176958","wikidata":"https://www.wikidata.org/wiki/Q77590","display_name":"Civil engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed51717.2021.9424318","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed51717.2021.9424318","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2366617252","https://openalex.org/W2017475176","https://openalex.org/W2020934033","https://openalex.org/W2143407223","https://openalex.org/W2540146427","https://openalex.org/W2908947570","https://openalex.org/W2138401961","https://openalex.org/W2393788780","https://openalex.org/W3117767824"],"abstract_inverted_index":{"Physical":[0],"verification":[1,47],"of":[2,33,78],"components":[3,23],"in":[4,63,99],"2.5D":[5],"and":[6,36,46,58,94],"3D":[7],"integrated":[8,37],"chips":[9],"is":[10,56,84],"challenging":[11],"because":[12],"existing":[13],"tool":[14],"flows":[15],"have":[16],"evolved":[17],"from":[18],"monolithic":[19],"silicon":[20],"design.":[21],"These":[22],"are":[24],"typically":[25],"designed":[26],"on":[27],"separate":[28],"technology":[29,80,90],"nodes":[30],"nearly":[31],"independent":[32],"each":[34],"other":[35],"along":[38],"the":[39,64,100],"design":[40,52,65,101],"cycle.":[41,102],"We":[42,67],"developed":[43],"an":[44],"integration":[45,89],"methodology":[48,70,83],"with":[49],"a":[50,76],"physical":[51],"driven":[53],"approach":[54],"which":[55],"data-light":[57],"can":[59,95],"be":[60,96],"adapted":[61],"anytime":[62],"process.":[66],"verified":[68],"this":[69],"across":[71],"multiple":[72,92],"package":[73],"designs":[74],"spanning":[75],"range":[77],"process":[79],"nodes.":[81],"This":[82],"applicable":[85],"to":[86],"any":[87],"heterogeneous":[88],"involving":[91],"dies":[93],"deployed":[97],"early":[98]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}