{"id":"https://openalex.org/W3161397975","doi":"https://doi.org/10.1109/isqed51717.2021.9424298","title":"An Error Resilient Design Platform for Aggressively Reducing Power, Area and Routing Congestion","display_name":"An Error Resilient Design Platform for Aggressively Reducing Power, Area and Routing Congestion","publication_year":2021,"publication_date":"2021-04-07","ids":{"openalex":"https://openalex.org/W3161397975","doi":"https://doi.org/10.1109/isqed51717.2021.9424298","mag":"3161397975"},"language":"en","primary_location":{"id":"doi:10.1109/isqed51717.2021.9424298","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed51717.2021.9424298","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091186947","display_name":"Tung-Liang Lin","orcid":"https://orcid.org/0000-0001-9587-658X"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Tung-Liang Lin","raw_affiliation_strings":["National Taiwan University Graduate Institute of Electronics Engineering, Taipei Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"National Taiwan University Graduate Institute of Electronics Engineering, Taipei Taiwan, R.O.C","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087328159","display_name":"Sao\u2010Jie Chen","orcid":"https://orcid.org/0000-0003-1152-171X"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Sao-Jie Chen","raw_affiliation_strings":["National Taiwan University Graduate Institute of Electronics Engineering, Taipei Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"National Taiwan University Graduate Institute of Electronics Engineering, Taipei Taiwan, R.O.C","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5091186947"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04062448,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"172","last_page":"177"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6191868782043457},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5503737330436707},{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.5188114047050476},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.49213331937789917},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.47745445370674133},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4750247597694397},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.45859140157699585},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.458313912153244},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.43838974833488464},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.436377614736557},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4351048469543457},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.43083781003952026},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4264974594116211},{"id":"https://openalex.org/keywords/power-domains","display_name":"Power domains","score":0.423078328371048},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4154466986656189},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4102684259414673},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.34642255306243896},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2653765082359314},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.18757903575897217},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1868298351764679},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16609472036361694},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12742096185684204}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6191868782043457},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5503737330436707},{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.5188114047050476},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.49213331937789917},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.47745445370674133},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4750247597694397},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.45859140157699585},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.458313912153244},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.43838974833488464},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.436377614736557},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4351048469543457},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.43083781003952026},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4264974594116211},{"id":"https://openalex.org/C16021271","wikidata":"https://www.wikidata.org/wiki/Q17152552","display_name":"Power domains","level":3,"score":0.423078328371048},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4154466986656189},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4102684259414673},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.34642255306243896},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2653765082359314},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.18757903575897217},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1868298351764679},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16609472036361694},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12742096185684204},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed51717.2021.9424298","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed51717.2021.9424298","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8299999833106995}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309618","display_name":"Ministry of Science and Technology","ror":"https://ror.org/02b207r52"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1498541755","https://openalex.org/W1965672260","https://openalex.org/W2082568343","https://openalex.org/W2104677471","https://openalex.org/W2111501973","https://openalex.org/W2167037406","https://openalex.org/W2167872527","https://openalex.org/W2168429197","https://openalex.org/W2742536119","https://openalex.org/W2801894293","https://openalex.org/W3198475552","https://openalex.org/W4205579859","https://openalex.org/W4236432903","https://openalex.org/W4245013765","https://openalex.org/W4248668797","https://openalex.org/W6671038894","https://openalex.org/W6801261813"],"related_works":["https://openalex.org/W1609925765","https://openalex.org/W2126419962","https://openalex.org/W2160837527","https://openalex.org/W4245788159","https://openalex.org/W3131741930","https://openalex.org/W1989297294","https://openalex.org/W2063019034","https://openalex.org/W2594032196","https://openalex.org/W2129192090","https://openalex.org/W4249895726"],"abstract_inverted_index":{"In":[0,62],"the":[1,14,21,28,54,77,96,126,134,141,156,190],"traditional":[2],"implementation":[3],"methodology,":[4],"a":[5,164],"range":[6],"of":[7,35,99,128,137,149,169,180],"target":[8],"voltage":[9,139],"levels":[10],"as":[11],"defined":[12],"in":[13,163,184],"Unified":[15],"Power":[16],"Format":[17],"(UPF)":[18],"together":[19],"with":[20,166],"regular":[22],"timing":[23,130,172],"constraints":[24],"are":[25],"applied":[26],"during":[27,140],"timing,":[29],"area":[30,154,194],"and":[31,44,47,87,95,102,108,113,152,193,198],"power":[32,111,150,192],"optimization":[33],"stages":[34],"RTL-to-gate":[36],"mapping.":[37],"However,":[38],"this":[39,63],"approach":[40],"usually":[41],"requires":[42],"stronger-driving-strength":[43],"bigger-size":[45],"combinational":[46],"sequential":[48],"standard":[49],"cell":[50],"mapping":[51],"for":[52,105,124],"maintaining":[53],"degraded":[55],"performance":[56],"caused":[57,132],"by":[58,133],"lower":[59],"supply":[60,138],"voltage.":[61],"paper,":[64],"an":[65,71],"innovative":[66],"power-saving":[67],"design":[68,165],"platform,":[69],"using":[70],"analysis":[72],"flow":[73],"that":[74],"effectively":[75,177],"integrates":[76],"following":[78],"methodologies,":[79],"was":[80],"proposed:":[81],"(1)":[82],"path":[83],"retiming,":[84],"slack":[85],"redistribution,":[86],"modified":[88],"razor":[89],"insertions;":[90],"(2)":[91],"customized":[92],"vector-free":[93],"approaches":[94],"automation":[97],"procedures":[98],"generating":[100],"corresponding":[101],"randomized":[103],"stimulus":[104],"early-stage":[106],"static":[107],"dynamic":[109],"voltage-aware":[110],"analysis;":[112],"(3)":[114],"precise":[115],"prediction":[116],"via":[117],"Design":[118],"Dependent":[119],"Critical":[120],"Path":[121],"Monitor":[122],"(DDCPM)":[123],"avoiding":[125],"happening":[127],"unexpected":[129],"violations":[131],"aggressive":[135],"scaling":[136],"fine-grained":[142],"DVFS.":[143],"Accordingly,":[144],"not":[145],"only":[146],"dramatic":[147],"reductions":[148],"consumption":[151],"chip":[153],"but":[155],"serious":[157],"routing":[158],"congestion":[159],"issues":[160],"often":[161],"happened":[162],"high":[167],"occupation":[168],"long-depth":[170],"critical":[171],"paths":[173],"could":[174],"also":[175],"be":[176],"alleviated.":[178],"One":[179],"our":[181],"experimental":[182],"results":[183],"TSMC":[185],"55nm":[186],"process":[187],"node":[188],"shows":[189],"maximum":[191],"reduction":[195],"is":[196],"62.7%":[197],"29.1%,":[199],"respectively.":[200]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}