{"id":"https://openalex.org/W3162608426","doi":"https://doi.org/10.1109/isqed51717.2021.9424272","title":"FPGA Accelerated Parameterized Cache Simulator","display_name":"FPGA Accelerated Parameterized Cache Simulator","publication_year":2021,"publication_date":"2021-04-07","ids":{"openalex":"https://openalex.org/W3162608426","doi":"https://doi.org/10.1109/isqed51717.2021.9424272","mag":"3162608426"},"language":"en","primary_location":{"id":"doi:10.1109/isqed51717.2021.9424272","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed51717.2021.9424272","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103324749","display_name":"Shivani Shah","orcid":"https://orcid.org/0009-0000-4060-5328"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Shivani Shah","raw_affiliation_strings":["International Institute of Information Technology, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology, Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073305810","display_name":"Sahithi Meenakshi Vutakuru","orcid":null},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sahithi Meenakshi Vutakuru","raw_affiliation_strings":["International Institute of Information Technology, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology, Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101502774","display_name":"Nanditha Rao","orcid":"https://orcid.org/0000-0003-2369-0836"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Nanditha P. Rao","raw_affiliation_strings":["International Institute of Information Technology, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology, Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103324749"],"corresponding_institution_ids":["https://openalex.org/I181514455"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06184916,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"310","last_page":"310"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8299548625946045},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8086146116256714},{"id":"https://openalex.org/keywords/parameterized-complexity","display_name":"Parameterized complexity","score":0.7893394231796265},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.6427307724952698},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6104532480239868},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.600740909576416},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.598222553730011},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.505247175693512},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4641486406326294},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.4314733147621155},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4241117238998413},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3907128572463989},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.38640499114990234},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35932376980781555},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08426114916801453}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8299548625946045},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8086146116256714},{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.7893394231796265},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6427307724952698},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6104532480239868},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.600740909576416},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.598222553730011},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.505247175693512},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4641486406326294},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.4314733147621155},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4241117238998413},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3907128572463989},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.38640499114990234},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35932376980781555},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08426114916801453}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed51717.2021.9424272","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed51717.2021.9424272","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2021124483","https://openalex.org/W2072955902","https://openalex.org/W3004525272"],"related_works":["https://openalex.org/W2952056231","https://openalex.org/W2481000617","https://openalex.org/W2061075966","https://openalex.org/W3147501184","https://openalex.org/W2147122795","https://openalex.org/W2167303720","https://openalex.org/W2046128376","https://openalex.org/W2363672756","https://openalex.org/W2109715593","https://openalex.org/W3161817247"],"abstract_inverted_index":{"Design":[0],"space":[1,57],"exploration":[2,58],"of":[3,41,80],"caches":[4],"enables":[5],"the":[6,10,39,48,51,55,78,110],"architect":[7],"to":[8,65,76,96],"choose":[9],"right":[11],"configuration":[12],"based":[13,67],"on":[14],"metrics":[15,99],"or":[16],"constraints":[17],"such":[18,85,100],"as":[19,63,86,101],"hit":[20],"rates,":[21],"power,":[22],"area,":[23],"and":[24,89,113],"timing.":[25],"We":[26],"propose":[27],"an":[28],"FPGA":[29],"accelerated":[30],"parameterized":[31],"two":[32],"level":[33],"cache":[34,98,106],"simulator":[35],"with":[36,53,109],"prefetching":[37],"using":[38],"concept":[40],"partial":[42],"reconfiguration.":[43],"The":[44],"key":[45],"motivation":[46],"behind":[47],"idea":[49],"is":[50,94],"speed":[52],"which":[54],"design":[56],"can":[59,71],"be":[60,74],"carried":[61],"out":[62],"compared":[64],"software":[66],"simulators.":[68],"This":[69],"tool":[70,93],"in":[72],"turn":[73],"used":[75],"compare":[77],"efficacy":[79],"results":[81],"generated":[82],"by":[83],"tools":[84],"CACTI,":[87],"ChampSim":[88],"so":[90],"on.":[91],"Our":[92],"expected":[95],"report":[97],"hit/miss":[102],"rates":[103],"for":[104],"different":[105],"configurations,":[107],"along":[108],"timing,":[111],"area":[112],"power":[114],"statistics.":[115]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}