{"id":"https://openalex.org/W3162393464","doi":"https://doi.org/10.1109/isqed51717.2021.9424249","title":"On Synthesizing Memristor-Based Logic Circuits in Area-Constrained Crossbar Arrays","display_name":"On Synthesizing Memristor-Based Logic Circuits in Area-Constrained Crossbar Arrays","publication_year":2021,"publication_date":"2021-04-07","ids":{"openalex":"https://openalex.org/W3162393464","doi":"https://doi.org/10.1109/isqed51717.2021.9424249","mag":"3162393464"},"language":"en","primary_location":{"id":"doi:10.1109/isqed51717.2021.9424249","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed51717.2021.9424249","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021540343","display_name":"Hsin-Tsung Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Hsin-Tsung Lee","raw_affiliation_strings":["National Tsing Hua University, Hsinchu, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan, R.O.C","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058932938","display_name":"Chia-Chun Lin","orcid":"https://orcid.org/0000-0002-0136-9825"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Chun Lin","raw_affiliation_strings":["National Tsing Hua University, Hsinchu, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan, R.O.C","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101882689","display_name":"Yung\u2010Chih Chen","orcid":"https://orcid.org/0000-0002-3934-800X"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yung-Chih Chen","raw_affiliation_strings":["National Tsing Hua University, Hsinchu, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan, R.O.C","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5115602054","display_name":"Chun-Yao Wang","orcid":"https://orcid.org/0000-0002-4536-214X"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chun-Yao Wang","raw_affiliation_strings":["National Tsing Hua University, Hsinchu, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan, R.O.C","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5021540343"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04191264,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"316","last_page":"316"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.8685314655303955},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.8380463719367981},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7182177901268005},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6982211470603943},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6002368927001953},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5743331909179688},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5313794016838074},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4802670478820801},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4667791426181793},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4648996889591217},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4645988643169403},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.44544875621795654},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.395383358001709},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.38865089416503906},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34737256169319153},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23291978240013123},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18092107772827148},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14526721835136414}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.8685314655303955},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.8380463719367981},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7182177901268005},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6982211470603943},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6002368927001953},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5743331909179688},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5313794016838074},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4802670478820801},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4667791426181793},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4648996889591217},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4645988643169403},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.44544875621795654},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.395383358001709},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.38865089416503906},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34737256169319153},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23291978240013123},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18092107772827148},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14526721835136414},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed51717.2021.9424249","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed51717.2021.9424249","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322108","display_name":"Ministry of Science and Technology","ror":"https://ror.org/032e49973"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2036687738","https://openalex.org/W2140132043","https://openalex.org/W2140975144","https://openalex.org/W2242458479","https://openalex.org/W2750945255","https://openalex.org/W2795192717","https://openalex.org/W6690302409"],"related_works":["https://openalex.org/W1553855433","https://openalex.org/W1966764473","https://openalex.org/W1488117239","https://openalex.org/W2082788688","https://openalex.org/W2146588118","https://openalex.org/W3129977055","https://openalex.org/W1792381030","https://openalex.org/W2304188393","https://openalex.org/W2130825721","https://openalex.org/W2077400643"],"abstract_inverted_index":{"Memristors":[0],"are":[1],"considered":[2],"as":[3],"promising":[4],"candidates":[5],"for":[6,48],"Computation-In-Memory":[7],"due":[8],"to":[9,64],"their":[10],"non-volatile":[11],"storage":[12],"and":[13,69,85],"computing":[14,24],"capabilities.":[15],"In":[16,39],"recent":[17],"years,":[18],"a":[19,44],"growing":[20],"number":[21],"of":[22],"general-purpose":[23],"platforms":[25],"based":[26],"on":[27],"different":[28],"design":[29],"styles":[30],"at":[31,75],"the":[32,67],"memristor":[33],"crossbar":[34,56],"arrays":[35],"have":[36],"been":[37],"proposed.":[38],"this":[40],"paper,":[41],"we":[42],"present":[43],"comprehensive":[45],"synthesis":[46],"approach":[47,59,82],"performing":[49],"arbitrary":[50],"Boolean":[51],"logic":[52,62],"operations":[53,63],"in":[54],"area-constrained":[55],"arrays.":[57],"The":[58,72],"exploits":[60],"multicycle":[61],"deal":[65],"with":[66],"delay":[68],"area":[70],"constraints.":[71],"experimental":[73],"results":[74],"larger":[76],"EPFL":[77],"benchmarks":[78],"show":[79],"that":[80],"our":[81],"is":[83],"robust":[84],"scalable.":[86]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}