{"id":"https://openalex.org/W3040935927","doi":"https://doi.org/10.1109/isqed48828.2020.9137014","title":"A Layout-Based Soft Error Rate Estimation and Mitigation in the Presence of Multiple Transient Faults in Combinational Logic","display_name":"A Layout-Based Soft Error Rate Estimation and Mitigation in the Presence of Multiple Transient Faults in Combinational Logic","publication_year":2020,"publication_date":"2020-03-01","ids":{"openalex":"https://openalex.org/W3040935927","doi":"https://doi.org/10.1109/isqed48828.2020.9137014","mag":"3040935927"},"language":"en","primary_location":{"id":"doi:10.1109/isqed48828.2020.9137014","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed48828.2020.9137014","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 21st International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015586753","display_name":"Christos Georgakidis","orcid":"https://orcid.org/0000-0002-7491-2606"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Christos Georgakidis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088825979","display_name":"Georgios Ioannis Paliaroutis","orcid":null},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Georgios Ioannis Paliaroutis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085594622","display_name":"Nikolaos Sketopoulos","orcid":"https://orcid.org/0000-0001-6501-4209"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Nikolaos Sketopoulos","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039792365","display_name":"Pelopidas Tsoumanis","orcid":null},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Pelopidas Tsoumanis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103066371","display_name":"Christos Sotiriou","orcid":"https://orcid.org/0000-0001-9318-474X"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Christos Sotiriou","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008228117","display_name":"Nestor Evmorfopoulos","orcid":"https://orcid.org/0000-0002-6968-0222"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Nestor Evmorfopoulos","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065041833","display_name":"Georgios Stamoulis","orcid":"https://orcid.org/0000-0001-7248-8197"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Georgios Stamoulis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5015586753"],"corresponding_institution_ids":["https://openalex.org/I145722265"],"apc_list":null,"apc_paid":null,"fwci":1.0371,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.76414071,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"231","last_page":"236"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.9111315011978149},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.8404557704925537},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.6514633297920227},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6076456308364868},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.6000869870185852},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5375238656997681},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4978177547454834},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.49765637516975403},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4836248457431793},{"id":"https://openalex.org/keywords/masking","display_name":"Masking (illustration)","score":0.4426143765449524},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.43460917472839355},{"id":"https://openalex.org/keywords/single-event-upset","display_name":"Single event upset","score":0.43227729201316833},{"id":"https://openalex.org/keywords/event","display_name":"Event (particle physics)","score":0.41115128993988037},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3976932764053345},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3382297456264496},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.32933443784713745},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24044263362884521},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1486312448978424},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.14309188723564148},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11358341574668884}],"concepts":[{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.9111315011978149},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.8404557704925537},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.6514633297920227},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6076456308364868},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.6000869870185852},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5375238656997681},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4978177547454834},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.49765637516975403},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4836248457431793},{"id":"https://openalex.org/C2777402240","wikidata":"https://www.wikidata.org/wiki/Q6783436","display_name":"Masking (illustration)","level":2,"score":0.4426143765449524},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.43460917472839355},{"id":"https://openalex.org/C2780073065","wikidata":"https://www.wikidata.org/wiki/Q1476733","display_name":"Single event upset","level":3,"score":0.43227729201316833},{"id":"https://openalex.org/C2779662365","wikidata":"https://www.wikidata.org/wiki/Q5416694","display_name":"Event (particle physics)","level":2,"score":0.41115128993988037},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3976932764053345},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3382297456264496},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32933443784713745},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24044263362884521},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1486312448978424},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.14309188723564148},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11358341574668884},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isqed48828.2020.9137014","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed48828.2020.9137014","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 21st International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},{"id":"pmh:oai:ir.lib.uth.gr:11615/72039","is_oa":false,"landing_page_url":"http://hdl.handle.net/11615/72039","pdf_url":null,"source":{"id":"https://openalex.org/S4306400243","display_name":"University of Thessaly Institutional Repository (University of Thessaly)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I145722265","host_organization_name":"University of Thessaly","host_organization_lineage":["https://openalex.org/I145722265"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings - International Symposium on Quality Electronic Design, ISQED","raw_type":"conferenceItem"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2061344791","https://openalex.org/W2070284551","https://openalex.org/W2079492534","https://openalex.org/W2087348658","https://openalex.org/W2098426274","https://openalex.org/W2100250713","https://openalex.org/W2146543277","https://openalex.org/W2290529364","https://openalex.org/W2294420364","https://openalex.org/W2418937170","https://openalex.org/W2554646778","https://openalex.org/W2618494826","https://openalex.org/W2798423199","https://openalex.org/W2803051631","https://openalex.org/W2908608091"],"related_works":["https://openalex.org/W2622269177","https://openalex.org/W1523508240","https://openalex.org/W2531550288","https://openalex.org/W2102538861","https://openalex.org/W2149041233","https://openalex.org/W2171347834","https://openalex.org/W3159753693","https://openalex.org/W2066042903","https://openalex.org/W2122334461","https://openalex.org/W3040935927"],"abstract_inverted_index":{"Cosmic":[0],"radiation":[1],"resulting":[2,114],"in":[3,115],"transient":[4],"faults":[5],"to":[6,40,63,70,134,147,152],"the":[7,29,48,59,76,95,110,127,130],"combinational":[8],"logic":[9],"of":[10,31,47,50,61,75,98],"Integrated":[11],"Circuits":[12],"(ICs),":[13],"constitutes":[14],"a":[15,82,99,135],"major":[16],"reliability":[17],"concern":[18],"for":[19,28],"space":[20],"applications.":[21],"In":[22],"addition,":[23],"continuous":[24],"technology":[25],"shrinking":[26],"allows":[27],"presence":[30],"Single-Event-Multiple-Transients":[32],"(SEMTs),":[33],"and":[34,45,112,154,158],"renders":[35],"modern":[36],"chips":[37],"more":[38],"susceptible":[39],"soft":[41],"errors.":[42],"The":[43,119,143],"study":[44],"evaluation":[46],"impact":[49],"such":[51],"errors":[52],"on":[53,102],"ICs":[54],"functionality,":[55],"as":[56,58],"well":[57],"pursuit":[60],"techniques":[62],"mitigate":[64],"Soft":[65],"Error":[66],"Rate":[67],"(SER),":[68],"tend":[69],"become":[71],"an":[72],"essential":[73],"part":[74],"design":[77],"process.":[78],"This":[79],"paper":[80],"presents":[81],"Monte-Carlo-based":[83],"SER":[84,117,149],"estimation":[85],"method,":[86],"taking":[87],"into":[88],"account":[89],"all":[90,124],"masking":[91],"mechanisms,":[92],"which":[93],"determines":[94],"vulnerable":[96],"areas":[97],"circuit":[100],"based":[101],"layout":[103],"information.":[104],"Two":[105],"layout-aware":[106],"approaches":[107],"are":[108],"examined,":[109],"All-to-All":[111],"TMR-based,":[113],"sufficient":[116],"mitigation.":[118],"former,":[120],"implies":[121],"spacing":[122,139],"among":[123],"components,":[125],"while":[126],"latter":[128],"converts":[129],"most":[131],"sensitive":[132],"components":[133],"TMR":[136,141],"structure,":[137],"guaranteeing":[138],"between":[140],"triplet.":[142],"TMR-based":[144],"approach":[145],"leads":[146],"better":[148,156],"mitigation":[150],"compared":[151],"All-to-All,":[153],"produces":[155],"area":[157],"performance":[159],"results.":[160]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2020-07-16T00:00:00"}