{"id":"https://openalex.org/W2941899821","doi":"https://doi.org/10.1109/isqed.2019.8697816","title":"A Scalable Image/Video Processing Platform with Open Source Design and Verification Environment","display_name":"A Scalable Image/Video Processing Platform with Open Source Design and Verification Environment","publication_year":2019,"publication_date":"2019-03-01","ids":{"openalex":"https://openalex.org/W2941899821","doi":"https://doi.org/10.1109/isqed.2019.8697816","mag":"2941899821"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2019.8697816","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2019.8697816","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"20th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058511319","display_name":"Xiaokun Yang","orcid":"https://orcid.org/0000-0002-1236-6857"},"institutions":[{"id":"https://openalex.org/I52913039","display_name":"University of Houston - Clear Lake","ror":"https://ror.org/01t817z14","country_code":"US","type":"education","lineage":["https://openalex.org/I52913039"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Xiaokun Yang","raw_affiliation_strings":["Engineering Department, University of Houston Clear Lake, Houston, USA"],"affiliations":[{"raw_affiliation_string":"Engineering Department, University of Houston Clear Lake, Houston, USA","institution_ids":["https://openalex.org/I52913039"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100774636","display_name":"Yunxiang Zhang","orcid":"https://orcid.org/0000-0003-0189-1776"},"institutions":[{"id":"https://openalex.org/I52913039","display_name":"University of Houston - Clear Lake","ror":"https://ror.org/01t817z14","country_code":"US","type":"education","lineage":["https://openalex.org/I52913039"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yunxiang Zhang","raw_affiliation_strings":["Engineering Department, University of Houston Clear Lake, Houston, USA"],"affiliations":[{"raw_affiliation_string":"Engineering Department, University of Houston Clear Lake, Houston, USA","institution_ids":["https://openalex.org/I52913039"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102782723","display_name":"Lei Wu","orcid":"https://orcid.org/0000-0003-3347-8046"},"institutions":[{"id":"https://openalex.org/I902671590","display_name":"Auburn University at Montgomery","ror":"https://ror.org/05eynd241","country_code":"US","type":"education","lineage":["https://openalex.org/I902671590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lei Wu","raw_affiliation_strings":["Computer Science Department, Auburn University at Montgomery, Montgomery, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, Auburn University at Montgomery, Montgomery, USA","institution_ids":["https://openalex.org/I902671590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5058511319"],"corresponding_institution_ids":["https://openalex.org/I52913039"],"apc_list":null,"apc_paid":null,"fwci":0.8098,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.76533823,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"110","last_page":"116"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/video-graphics-array","display_name":"Video Graphics Array","score":0.9277323484420776},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8234288692474365},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8179634809494019},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7527918219566345},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6606341600418091},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.6127442121505737},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.5590380430221558},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5463573932647705},{"id":"https://openalex.org/keywords/video-processing","display_name":"Video processing","score":0.4864959120750427},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4845837354660034},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.46720144152641296},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4313858151435852},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42476147413253784},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.41983237862586975},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1987568736076355},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.1734926998615265},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11638814210891724},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.10287666320800781}],"concepts":[{"id":"https://openalex.org/C139983466","wikidata":"https://www.wikidata.org/wiki/Q17194","display_name":"Video Graphics Array","level":3,"score":0.9277323484420776},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8234288692474365},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8179634809494019},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7527918219566345},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6606341600418091},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.6127442121505737},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.5590380430221558},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5463573932647705},{"id":"https://openalex.org/C65483669","wikidata":"https://www.wikidata.org/wiki/Q3536669","display_name":"Video processing","level":2,"score":0.4864959120750427},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4845837354660034},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.46720144152641296},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4313858151435852},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42476147413253784},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.41983237862586975},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1987568736076355},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.1734926998615265},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11638814210891724},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.10287666320800781}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2019.8697816","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2019.8697816","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"20th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1427117215","https://openalex.org/W1972886842","https://openalex.org/W2092974410","https://openalex.org/W2463267234","https://openalex.org/W2509795114","https://openalex.org/W2582523633","https://openalex.org/W2778745504","https://openalex.org/W2794717016","https://openalex.org/W2795292295","https://openalex.org/W2890021606","https://openalex.org/W6749226660","https://openalex.org/W6749885122"],"related_works":["https://openalex.org/W2560564468","https://openalex.org/W2384591333","https://openalex.org/W4389945849","https://openalex.org/W2379906263","https://openalex.org/W2368465458","https://openalex.org/W2378531264","https://openalex.org/W2152652624","https://openalex.org/W1964906116","https://openalex.org/W3149845128","https://openalex.org/W2127392486"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,18,36],"scalable":[4],"image/video":[5,117],"processing":[6],"platform":[7,42,108],"on":[8,35,97,116,129],"Field-Programmable":[9],"Gate":[10],"Array":[11],"(FPGA),":[12],"capable":[13],"of":[14,33,74,100],"capturing":[15],"images":[16,34],"via":[17],"low-cost":[19],"OV7670":[20],"camera":[21],"and":[22,30,44,87,124,136],"in":[23],"real":[24],"time":[25],"displaying":[26],"the":[27,41,49,60,72,81,92,98,101],"original,":[28],"in-process,":[29],"final":[31],"results":[32],"VGA-interfaced":[37],"monitor.":[38],"To":[39,71],"make":[40,106],"expandable":[43],"reusable,":[45],"not":[46],"only":[47],"is":[48,69],"design":[50,99,132],"with":[51,133],"Verilog":[52,134],"hardware":[53],"description":[54],"language":[55],"(HDL)":[56],"offered,":[57],"but":[58],"also":[59],"verification":[61,66],"environment":[62],"including":[63],"six":[64],"open":[65,94],"components":[67],"(OVCs)":[68],"provided.":[70],"best":[73],"our":[75],"knowledge,":[76],"this":[77,107],"proposed":[78],"work":[79],"costs":[80],"least":[82],"FPGA":[83],"resource":[84],"(753":[85],"LUTs":[86],"277":[88],"Register)":[89],"compared":[90],"to":[91,111,125],"existing":[93],"source":[95],"implementations":[96],"Camera-FPGA-VGA":[102],"data":[103],"path.":[104],"We":[105],"publicly":[109],"available":[110],"encourage":[112],"future":[113],"research":[114],"projects":[115],"processing,":[118],"computer":[119],"vision,":[120],"machine":[121],"learning,":[122],"etc.,":[123],"serve":[126],"educational":[127],"studies":[128],"digital":[130],"system":[131],"HDL":[135],"FPGAs.":[137]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}