{"id":"https://openalex.org/W2940528777","doi":"https://doi.org/10.1109/isqed.2019.8697766","title":"Resilient Reorder Buffer Design for Network-on-Chip","display_name":"Resilient Reorder Buffer Design for Network-on-Chip","publication_year":2019,"publication_date":"2019-03-01","ids":{"openalex":"https://openalex.org/W2940528777","doi":"https://doi.org/10.1109/isqed.2019.8697766","mag":"2940528777"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2019.8697766","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2019.8697766","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"20th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079303257","display_name":"Zheng Xu","orcid":"https://orcid.org/0000-0003-1283-6238"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Zheng Xu","raw_affiliation_strings":["System Engineering ARM, Inc"],"affiliations":[{"raw_affiliation_string":"System Engineering ARM, Inc","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068070739","display_name":"Jacob A. Abraham","orcid":"https://orcid.org/0000-0002-5336-5631"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jacob Abraham","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at Austin"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at Austin","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5079303257"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.02660622,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"92","last_page":"97"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.735135018825531},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5478359460830688},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4810507595539093},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.47799959778785706},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16833814978599548}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.735135018825531},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5478359460830688},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4810507595539093},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.47799959778785706},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16833814978599548},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2019.8697766","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2019.8697766","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"20th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6600000262260437,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1973551931","https://openalex.org/W1981991312","https://openalex.org/W2023587427","https://openalex.org/W2028097207","https://openalex.org/W2028632691","https://openalex.org/W2047207707","https://openalex.org/W2061010230","https://openalex.org/W2083613288","https://openalex.org/W2099959439","https://openalex.org/W2100866260","https://openalex.org/W2104122494","https://openalex.org/W2106672998","https://openalex.org/W2116059696","https://openalex.org/W2130189691","https://openalex.org/W2148930792","https://openalex.org/W2160431944","https://openalex.org/W2164004001","https://openalex.org/W2171595125","https://openalex.org/W2262389446","https://openalex.org/W2414967077","https://openalex.org/W2535044042","https://openalex.org/W2804324442","https://openalex.org/W4236933736","https://openalex.org/W6716499864"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052","https://openalex.org/W4402327032","https://openalex.org/W2382290278"],"abstract_inverted_index":{"Functionally":[0],"safe":[1,41,65,89],"control":[2,16,24],"logic":[3,25],"design":[4,43,66],"without":[5],"full":[6],"duplication":[7],"is":[8,22],"difficult":[9],"due":[10],"to":[11],"the":[12],"complexity":[13],"of":[14],"random":[15],"logic.":[17],"The":[18],"Reorder":[19],"buffer":[20],"(ROB)":[21],"a":[23,40,87],"function":[26],"commonly":[27],"used":[28,44],"in":[29,45],"high":[30],"performance":[31,102],"computing":[32],"systems.":[33],"In":[34],"this":[35],"study,":[36],"we":[37,84],"focus":[38],"on":[39],"ROB":[42],"an":[46],"industry":[47],"quality":[48],"Network-on-Chip":[49],"(NoC)":[50],"Advanced":[51],"eXtensible":[52],"Interface":[53,56],"(AXI)":[54],"Network":[55],"(NI)":[57],"block.":[58],"We":[59],"developed":[60],"and":[61,75,81,97,100],"applied":[62],"area":[63,96],"efficient":[64],"techniques":[67],"including":[68],"partial":[69],"duplication,":[70],"Error":[71],"Detection":[72],"Code":[73],"(EDC)":[74],"invariance":[76],"checking":[77],"with":[78,94],"formal":[79],"proofs":[80],"showed":[82],"that":[83],"can":[85],"achieve":[86],"desired":[88],"Diagnostic":[90],"Coverage":[91],"(DC)":[92],"requirement":[93],"small":[95],"power":[98],"overheads":[99],"no":[101],"degradation.":[103]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}