{"id":"https://openalex.org/W2942215740","doi":"https://doi.org/10.1109/isqed.2019.8697718","title":"Robust Transistor Sizing for Improved Performances in Digital Circuits using Optimization Algorithms","display_name":"Robust Transistor Sizing for Improved Performances in Digital Circuits using Optimization Algorithms","publication_year":2019,"publication_date":"2019-03-01","ids":{"openalex":"https://openalex.org/W2942215740","doi":"https://doi.org/10.1109/isqed.2019.8697718","mag":"2942215740"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2019.8697718","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2019.8697718","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"20th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007977932","display_name":"Prateek Gupta","orcid":"https://orcid.org/0000-0003-0521-8124"},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Prateek Gupta","raw_affiliation_strings":["Center for VLSI and Embedded Systems Technologies (CVEST), International Institute of Information Technology, Hyderabad (IIIT-H) Hyderabad, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for VLSI and Embedded Systems Technologies (CVEST), International Institute of Information Technology, Hyderabad (IIIT-H) Hyderabad, India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052056979","display_name":"Harshini Mandadapu","orcid":null},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Harshini Mandadapu","raw_affiliation_strings":["Center for VLSI and Embedded Systems Technologies (CVEST), International Institute of Information Technology, Hyderabad (IIIT-H) Hyderabad, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for VLSI and Embedded Systems Technologies (CVEST), International Institute of Information Technology, Hyderabad (IIIT-H) Hyderabad, India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071247329","display_name":"Shirisha Gourishetty","orcid":null},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shirisha Gourishetty","raw_affiliation_strings":["Center for VLSI and Embedded Systems Technologies (CVEST), International Institute of Information Technology, Hyderabad (IIIT-H) Hyderabad, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for VLSI and Embedded Systems Technologies (CVEST), International Institute of Information Technology, Hyderabad (IIIT-H) Hyderabad, India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060396811","display_name":"Zia Abbas","orcid":"https://orcid.org/0000-0002-3747-3640"},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Zia Abbas","raw_affiliation_strings":["Center for VLSI and Embedded Systems Technologies (CVEST), International Institute of Information Technology, Hyderabad (IIIT-H) Hyderabad, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for VLSI and Embedded Systems Technologies (CVEST), International Institute of Information Technology, Hyderabad (IIIT-H) Hyderabad, India","institution_ids":["https://openalex.org/I65181880"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I65181880"],"apc_list":null,"apc_paid":null,"fwci":3.1848,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.92217426,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"85","last_page":"91"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.7129507660865784},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6265281438827515},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5781395435333252},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5580673217773438},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5465112328529358},{"id":"https://openalex.org/keywords/optimization-algorithm","display_name":"Optimization algorithm","score":0.4793730080127716},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4640246033668518},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.45257633924484253},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23641225695610046},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.2023172378540039},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17491492629051208},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14991030097007751},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12982597947120667}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.7129507660865784},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6265281438827515},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5781395435333252},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5580673217773438},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5465112328529358},{"id":"https://openalex.org/C2987595161","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Optimization algorithm","level":2,"score":0.4793730080127716},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4640246033668518},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.45257633924484253},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23641225695610046},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.2023172378540039},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17491492629051208},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14991030097007751},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12982597947120667},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2019.8697718","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2019.8697718","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"20th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7400000095367432,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1829868563","https://openalex.org/W1968204888","https://openalex.org/W1982147649","https://openalex.org/W1982303956","https://openalex.org/W1983067779","https://openalex.org/W2042566540","https://openalex.org/W2062395401","https://openalex.org/W2102014077","https://openalex.org/W2103227017","https://openalex.org/W2109364787","https://openalex.org/W2114725328","https://openalex.org/W2128252711","https://openalex.org/W2143560894","https://openalex.org/W2145452811","https://openalex.org/W2156254240","https://openalex.org/W2165523058","https://openalex.org/W2169064301","https://openalex.org/W2287814884","https://openalex.org/W2320438893","https://openalex.org/W6696126189"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2010454064","https://openalex.org/W2796521923","https://openalex.org/W95651076","https://openalex.org/W2770163697","https://openalex.org/W2110521006"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"the":[3,8,44,48,57,60,86,93,96,122,133],"optimal":[4],"transistor":[5],"sizing":[6],"of":[7,85,89],"digital":[9,37],"cells":[10,91,124],"has":[11,102],"been":[12,28,103],"obtained":[13],"using":[14,66,73],"Simulated":[15],"Annealing":[16],"algorithm":[17,23],"and":[18,24,56,71,99,109],"an":[19],"Artificial":[20],"Bee":[21],"Colony":[22],"their":[25],"results":[26,32],"have":[27],"compared":[29],"with":[30],"nominal":[31],"for":[33,69],"various":[34],"nanoscale":[35],"CMOS":[36],"circuits.":[38],"The":[39,62,114],"goal":[40],"is":[41,125],"to":[42,107,111,127],"minimize":[43],"leakage":[45,118],"power":[46,119],"keeping":[47],"other":[49],"performance":[50],"parameters":[51],"such":[52],"as":[53],"propagation":[54],"delays":[55],"area":[58],"in":[59,92,117,121,132],"bound.":[61],"simulations":[63],"are":[64],"done":[65],"HSPICE":[67],"tool":[68],"45nm":[70],"below":[72],"Metal":[74],"gate":[75],"High":[76],"k":[77],"Predictive":[78],"Technology":[79],"Model":[80],"cards.":[81],"To":[82],"make":[83],"sure":[84],"unaffected":[87],"working":[88],"all":[90],"automotive":[94],"applications,":[95],"temperature":[97],"range":[98],"supply":[100],"voltage":[101],"taken":[104],"between":[105],"-55\u00b0C":[106],"125\u00b0C":[108],"0.95V":[110],"1.05V":[112],"respectively.":[113],"Overall":[115],"reduction":[116],"achieved":[120],"logic":[123],"up":[126],"70%":[128],"without":[129],"any":[130],"penalty":[131],"critical":[134],"path":[135],"delay.":[136]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2026-08-12T21:12:35.861297","created_date":"2025-10-10T00:00:00"}