{"id":"https://openalex.org/W2941642691","doi":"https://doi.org/10.1109/isqed.2019.8697712","title":"Impact of Double-Row Height Standard Cells on Placement and Routing","display_name":"Impact of Double-Row Height Standard Cells on Placement and Routing","publication_year":2019,"publication_date":"2019-03-01","ids":{"openalex":"https://openalex.org/W2941642691","doi":"https://doi.org/10.1109/isqed.2019.8697712","mag":"2941642691"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2019.8697712","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2019.8697712","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"20th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109219585","display_name":"Rung\u2010Bin Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Rung-Bin Lin","raw_affiliation_strings":["Yuan Ze University, Taoyuan City, Taiwan"],"affiliations":[{"raw_affiliation_string":"Yuan Ze University, Taoyuan City, Taiwan","institution_ids":["https://openalex.org/I99908691"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063916705","display_name":"Yu-Xiang Chiang","orcid":null},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Xiang Chiang","raw_affiliation_strings":["Yuan Ze University, Taoyuan City, Taiwan"],"affiliations":[{"raw_affiliation_string":"Yuan Ze University, Taoyuan City, Taiwan","institution_ids":["https://openalex.org/I99908691"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5109219585"],"corresponding_institution_ids":["https://openalex.org/I99908691"],"apc_list":null,"apc_paid":null,"fwci":0.4769,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.6421981,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"317","last_page":"322"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6582475900650024},{"id":"https://openalex.org/keywords/double-precision-floating-point-format","display_name":"Double-precision floating-point format","score":0.51947420835495},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4890073537826538},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.46693676710128784},{"id":"https://openalex.org/keywords/double-gate","display_name":"Double gate","score":0.44643792510032654},{"id":"https://openalex.org/keywords/double-layered","display_name":"Double layered","score":0.4293726086616516},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3824966251850128},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3604066073894501},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.33517318964004517},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.30989453196525574},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23166903853416443},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2217344045639038},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.19745078682899475},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1648135781288147},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.15748754143714905},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09209659695625305},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.07127726078033447},{"id":"https://openalex.org/keywords/composite-material","display_name":"Composite material","score":0.06564587354660034}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6582475900650024},{"id":"https://openalex.org/C35912277","wikidata":"https://www.wikidata.org/wiki/Q1243369","display_name":"Double-precision floating-point format","level":3,"score":0.51947420835495},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4890073537826538},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.46693676710128784},{"id":"https://openalex.org/C3019885731","wikidata":"https://www.wikidata.org/wiki/Q48087455","display_name":"Double gate","level":5,"score":0.44643792510032654},{"id":"https://openalex.org/C3019074581","wikidata":"https://www.wikidata.org/wiki/Q5300054","display_name":"Double layered","level":2,"score":0.4293726086616516},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3824966251850128},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3604066073894501},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.33517318964004517},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.30989453196525574},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23166903853416443},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2217344045639038},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.19745078682899475},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1648135781288147},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.15748754143714905},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09209659695625305},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.07127726078033447},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.06564587354660034},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.0},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2019.8697712","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2019.8697712","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"20th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1483980996","https://openalex.org/W1643767512","https://openalex.org/W1705299433","https://openalex.org/W2025163728","https://openalex.org/W2077021817","https://openalex.org/W2155551567","https://openalex.org/W2299516454","https://openalex.org/W2342916071","https://openalex.org/W2508653151","https://openalex.org/W2535234615","https://openalex.org/W2588595212","https://openalex.org/W2595471425","https://openalex.org/W2614941374","https://openalex.org/W2625242388","https://openalex.org/W2736534249","https://openalex.org/W2751111909","https://openalex.org/W2773750423","https://openalex.org/W2775149682","https://openalex.org/W2808428854","https://openalex.org/W2886805397","https://openalex.org/W2887097953","https://openalex.org/W2952078569","https://openalex.org/W4244148680","https://openalex.org/W4252332481","https://openalex.org/W6628984383","https://openalex.org/W6734905326","https://openalex.org/W6743386225","https://openalex.org/W6752980285","https://openalex.org/W6784044963"],"related_works":["https://openalex.org/W4297795876","https://openalex.org/W3150370983","https://openalex.org/W2239119680","https://openalex.org/W1975364444","https://openalex.org/W3158538495","https://openalex.org/W2044409366","https://openalex.org/W317243567","https://openalex.org/W2911219274","https://openalex.org/W2372141571","https://openalex.org/W4214781661"],"abstract_inverted_index":{"In":[0],"this":[1],"article":[2],"we":[3,29],"propose":[4],"a":[5,23,79,96,106],"systematic":[6],"method":[7],"to":[8],"study":[9],"how":[10],"increasing":[11],"use":[12],"of":[13,22,35,40,84,99,109],"double-row":[14,54,72,88],"height":[15,48,73,89],"cells":[16,74,86,90],"would":[17],"impact":[18],"placement":[19,92],"and":[20,49],"routability":[21,68],"circuit.":[24],"To":[25],"facilitate":[26],"our":[27],"study,":[28],"handcraft":[30],"87":[31],"standard":[32],"cells,":[33],"each":[34],"which":[36],"has":[37,81],"two":[38],"layouts":[39],"the":[41,50,60,85],"same":[42],"area,":[43],"one":[44],"designed":[45,52],"with":[46,53,95],"single-row":[47],"other":[51],"height.":[55],"Experimental":[56],"results":[57],"show":[58],"that":[59],"compromise":[61],"made":[62],"by":[63],"placement,":[64],"later":[65],"turned":[66],"into":[67],"degradation,":[69],"for":[70],"handling":[71],"reaches":[75],"its":[76],"peak":[77],"when":[78],"circuit":[80],"about":[82,103],"30%":[83],"being":[87],"if":[91,105],"is":[93,102,111],"done":[94],"core":[97,107],"utilization":[98,108],"90%.":[100],"It":[101],"40%":[104],"80%":[110],"employed.":[112]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-25T21:42:39.735039","created_date":"2025-10-10T00:00:00"}