{"id":"https://openalex.org/W2940470334","doi":"https://doi.org/10.1109/isqed.2019.8697652","title":"An Artificial Intelligence Approach to EDA Software Testing: Application to Net Delay Algorithms in FPGAs","display_name":"An Artificial Intelligence Approach to EDA Software Testing: Application to Net Delay Algorithms in FPGAs","publication_year":2019,"publication_date":"2019-03-01","ids":{"openalex":"https://openalex.org/W2940470334","doi":"https://doi.org/10.1109/isqed.2019.8697652","mag":"2940470334"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2019.8697652","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2019.8697652","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"20th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110268073","display_name":"Madhu Raman","orcid":null},"institutions":[{"id":"https://openalex.org/I4210110187","display_name":"Microsemi (United States)","ror":"https://ror.org/01mvkzj41","country_code":"US","type":"company","lineage":["https://openalex.org/I4210110187"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Madhu Raman","raw_affiliation_strings":["Microsemi Corporation, San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsemi Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I4210110187"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009667001","display_name":"Nizar Abdallah","orcid":null},"institutions":[{"id":"https://openalex.org/I4210110187","display_name":"Microsemi (United States)","ror":"https://ror.org/01mvkzj41","country_code":"US","type":"company","lineage":["https://openalex.org/I4210110187"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nizar Abdallah","raw_affiliation_strings":["Microsemi Corporation, San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsemi Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I4210110187"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056467199","display_name":"Julien Dunoyer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210110187","display_name":"Microsemi (United States)","ror":"https://ror.org/01mvkzj41","country_code":"US","type":"company","lineage":["https://openalex.org/I4210110187"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Julien Dunoyer","raw_affiliation_strings":["Microsemi Corporation, San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsemi Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I4210110187"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210110187"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.0259476,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"311","last_page":"316"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7815037965774536},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7531275749206543},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.6286178231239319},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.6224048733711243},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.5552906394004822},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.4554136097431183},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.44736599922180176},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.4340391159057617},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4269034266471863},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.416239470243454},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3559933006763458},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2860541343688965},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07677730917930603}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7815037965774536},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7531275749206543},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6286178231239319},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.6224048733711243},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.5552906394004822},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.4554136097431183},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.44736599922180176},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.4340391159057617},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4269034266471863},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.416239470243454},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3559933006763458},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2860541343688965},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07677730917930603},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2019.8697652","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2019.8697652","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"20th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Life in Land","id":"https://metadata.un.org/sdg/15","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W658677875","https://openalex.org/W1526441817","https://openalex.org/W1529100118","https://openalex.org/W1930624869","https://openalex.org/W2092377129","https://openalex.org/W2094978106","https://openalex.org/W2104228245","https://openalex.org/W2122608783","https://openalex.org/W2163626738","https://openalex.org/W2165190641","https://openalex.org/W2782789473","https://openalex.org/W2911964244","https://openalex.org/W4230040612","https://openalex.org/W4234556776","https://openalex.org/W4256270623","https://openalex.org/W6622068049","https://openalex.org/W6640462745","https://openalex.org/W6674036621"],"related_works":["https://openalex.org/W2204879205","https://openalex.org/W2096437374","https://openalex.org/W1943174035","https://openalex.org/W1928481607","https://openalex.org/W3135165657","https://openalex.org/W1485582195","https://openalex.org/W57337972","https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W2184011203"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3,41,44],"demonstrate":[4],"how":[5,43],"artificial":[6],"intelligence":[7],"approaches":[8],"such":[9],"as":[10],"machine":[11,47,79],"learning":[12,48,80],"presents":[13],"an":[14,62,94],"efficient":[15],"technique":[16],"for":[17,25,93],"testing":[18,57,75,129],"key":[19],"aspects":[20],"of":[21,29,35,56,61,142],"EDA":[22],"software":[23],"and":[24,58,118,135],"validating":[26],"its":[27],"quality":[28,59],"results,":[30],"especially":[31],"in":[32,121],"the":[33,54,116],"context":[34],"FPGA":[36,70,128],"architectures.":[37],"To":[38],"do":[39],"so,":[40],"describe":[42],"apply":[45],"a":[46,78,105,126],"algorithm,":[49],"namely":[50],"random":[51],"forest,":[52],"to":[53,69,82],"case":[55],"verification":[60],"AWE-based":[63],"delay":[64,86,107],"estimation":[65],"algorithm":[66],"when":[67],"applied":[68],"routing":[71],"nets.":[72],"The":[73,98,110],"proposed":[74],"application":[76],"uses":[77],"model":[81,100],"identify":[83],"potential":[84],"net":[85],"calculation":[87,108],"errors,":[88],"which":[89],"then":[90],"are":[91,113,132],"flagged":[92],"in-depth":[95],"targeted":[96],"verification.":[97],"ML":[99,111],"is":[101],"trained":[102],"using":[103],"SPICE,":[104],"golden":[106],"reference.":[109],"features":[112],"derived":[114],"from":[115],"regularity":[117],"repeatability":[119],"found":[120],"FPGAs.":[122],"Results":[123],"obtained":[124],"on":[125],"28nm":[127],"data":[130],"set":[131],"very":[133],"promising,":[134],"show":[136],"higher":[137],"than":[138],"97%":[139],"detection":[140],"rate":[141],"randomly":[143],"injected":[144],"errors.":[145]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}