{"id":"https://openalex.org/W2942050196","doi":"https://doi.org/10.1109/isqed.2019.8697605","title":"A Non-Slicing 3-D Floorplan Representation for Monolithic 3-D IC Design","display_name":"A Non-Slicing 3-D Floorplan Representation for Monolithic 3-D IC Design","publication_year":2019,"publication_date":"2019-03-01","ids":{"openalex":"https://openalex.org/W2942050196","doi":"https://doi.org/10.1109/isqed.2019.8697605","mag":"2942050196"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2019.8697605","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2019.8697605","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"20th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073491717","display_name":"Shantonu Das","orcid":null},"institutions":[{"id":"https://openalex.org/I72951846","display_name":"Washington State University","ror":"https://ror.org/05dk0ce17","country_code":"US","type":"education","lineage":["https://openalex.org/I72951846"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shantonu Das","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Washington State University, Pullman, WA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Washington State University, Pullman, WA, USA","institution_ids":["https://openalex.org/I72951846"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100374561","display_name":"Dae Hyun Kim","orcid":"https://orcid.org/0000-0001-8275-5949"},"institutions":[{"id":"https://openalex.org/I72951846","display_name":"Washington State University","ror":"https://ror.org/05dk0ce17","country_code":"US","type":"education","lineage":["https://openalex.org/I72951846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dae Hyun Kim","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Washington State University, Pullman, WA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Washington State University, Pullman, WA, USA","institution_ids":["https://openalex.org/I72951846"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5073491717"],"corresponding_institution_ids":["https://openalex.org/I72951846"],"apc_list":null,"apc_paid":null,"fwci":0.1192,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.43777088,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"e83 a","issue":null,"first_page":"323","last_page":"328"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9969685077667236},{"id":"https://openalex.org/keywords/slicing","display_name":"Slicing","score":0.8744964003562927},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.7626287341117859},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.6031454801559448},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.5901300311088562},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5583438873291016},{"id":"https://openalex.org/keywords/sequence","display_name":"Sequence (biology)","score":0.4513669013977051},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.4473131597042084},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4471820890903473},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3479344844818115},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3214859962463379},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2665727734565735},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18779495358467102},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1563226282596588},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.08470919728279114},{"id":"https://openalex.org/keywords/computer-graphics","display_name":"Computer graphics (images)","score":0.06683337688446045}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9969685077667236},{"id":"https://openalex.org/C2776190703","wikidata":"https://www.wikidata.org/wiki/Q488148","display_name":"Slicing","level":2,"score":0.8744964003562927},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.7626287341117859},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.6031454801559448},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.5901300311088562},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5583438873291016},{"id":"https://openalex.org/C2778112365","wikidata":"https://www.wikidata.org/wiki/Q3511065","display_name":"Sequence (biology)","level":2,"score":0.4513669013977051},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.4473131597042084},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4471820890903473},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3479344844818115},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3214859962463379},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2665727734565735},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18779495358467102},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1563226282596588},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.08470919728279114},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.06683337688446045},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2019.8697605","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2019.8697605","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"20th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1544642978","https://openalex.org/W1971201733","https://openalex.org/W1978639190","https://openalex.org/W1997007928","https://openalex.org/W2002806561","https://openalex.org/W2019789464","https://openalex.org/W2021910166","https://openalex.org/W2030767815","https://openalex.org/W2048927144","https://openalex.org/W2099932375","https://openalex.org/W2108734724","https://openalex.org/W2143463537","https://openalex.org/W2144307665","https://openalex.org/W2152965341","https://openalex.org/W2154462472","https://openalex.org/W2157629140","https://openalex.org/W6632759405","https://openalex.org/W6642928034"],"related_works":["https://openalex.org/W2157271968","https://openalex.org/W2158448234","https://openalex.org/W1523582517","https://openalex.org/W2141746747","https://openalex.org/W4256007160","https://openalex.org/W1984375234","https://openalex.org/W2094042791","https://openalex.org/W4205135025","https://openalex.org/W3153286430","https://openalex.org/W1535529518"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"a":[5],"non-slicing":[6],"3-D":[7,14,18,46],"floorplan":[8,19],"representation":[9,20],"to":[10,22],"design":[11],"block-level":[12],"monolithic":[13],"ICs,":[15],"The":[16],"new":[17],"applied":[21],"simulated":[23],"annealing-based":[24],"optimization":[25],"achieves":[26],"smaller":[27],"volume,":[28],"shorter":[29],"wire":[30],"length,":[31],"and":[32,43],"lower":[33],"dynamic":[34],"power":[35],"consumption":[36],"than":[37],"the":[38],"Sequence":[39,41],"Triple,":[40],"Quintuple,":[42],"Slicing":[44],"Tree":[45],"floorplanning":[47],"representations.":[48]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}