{"id":"https://openalex.org/W2942040471","doi":"https://doi.org/10.1109/isqed.2019.8697494","title":"A Compact Model of Negative Bias Temperature Instability Suitable for Gate-Level Circuit Simulation","display_name":"A Compact Model of Negative Bias Temperature Instability Suitable for Gate-Level Circuit Simulation","publication_year":2019,"publication_date":"2019-03-01","ids":{"openalex":"https://openalex.org/W2942040471","doi":"https://doi.org/10.1109/isqed.2019.8697494","mag":"2942040471"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2019.8697494","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2019.8697494","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"20th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100331726","display_name":"Xu Liu","orcid":"https://orcid.org/0000-0003-0773-9951"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Xu Liu","raw_affiliation_strings":["Nanyang Technological University"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090121510","display_name":"Alessandro Bernardini","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Alessandro Bernardini","raw_affiliation_strings":["Technical University of Munich"],"affiliations":[{"raw_affiliation_string":"Technical University of Munich","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017567485","display_name":"Ulf Schlichtmann","orcid":"https://orcid.org/0000-0003-4431-7619"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ulf Schlichtmann","raw_affiliation_strings":["Technical University of Munich"],"affiliations":[{"raw_affiliation_string":"Technical University of Munich","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101851241","display_name":"Xing Zhou","orcid":"https://orcid.org/0000-0003-2509-6726"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Xing Zhou","raw_affiliation_strings":["Nanyang Technological University"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100331726"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.02810431,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"76","last_page":"80"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/negative-bias-temperature-instability","display_name":"Negative-bias temperature instability","score":0.9536044597625732},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.8169647455215454},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.6912938356399536},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6588208079338074},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.640238344669342},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.558003842830658},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5246344208717346},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.5240935683250427},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.4745244085788727},{"id":"https://openalex.org/keywords/degradation","display_name":"Degradation (telecommunications)","score":0.47288671135902405},{"id":"https://openalex.org/keywords/instability","display_name":"Instability","score":0.467338889837265},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46350449323654175},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.41162562370300293},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4103030264377594},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35996508598327637},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.35771694779396057},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3144640326499939},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24183231592178345},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2408415675163269},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.21858403086662292},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.10904994606971741},{"id":"https://openalex.org/keywords/mechanics","display_name":"Mechanics","score":0.09786775708198547},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08088067173957825}],"concepts":[{"id":"https://openalex.org/C557185","wikidata":"https://www.wikidata.org/wiki/Q6987194","display_name":"Negative-bias temperature instability","level":5,"score":0.9536044597625732},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.8169647455215454},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.6912938356399536},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6588208079338074},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.640238344669342},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.558003842830658},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5246344208717346},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.5240935683250427},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.4745244085788727},{"id":"https://openalex.org/C2779679103","wikidata":"https://www.wikidata.org/wiki/Q5251805","display_name":"Degradation (telecommunications)","level":2,"score":0.47288671135902405},{"id":"https://openalex.org/C207821765","wikidata":"https://www.wikidata.org/wiki/Q405372","display_name":"Instability","level":2,"score":0.467338889837265},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46350449323654175},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.41162562370300293},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4103030264377594},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35996508598327637},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.35771694779396057},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3144640326499939},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24183231592178345},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2408415675163269},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.21858403086662292},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.10904994606971741},{"id":"https://openalex.org/C57879066","wikidata":"https://www.wikidata.org/wiki/Q41217","display_name":"Mechanics","level":1,"score":0.09786775708198547},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08088067173957825},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2019.8697494","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2019.8697494","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"20th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7799999713897705,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1600332626","https://openalex.org/W1991431227","https://openalex.org/W1991891926","https://openalex.org/W1999919743","https://openalex.org/W2040091297","https://openalex.org/W2097579272","https://openalex.org/W2099679924","https://openalex.org/W2132453866","https://openalex.org/W2142908374","https://openalex.org/W2144651789","https://openalex.org/W2149263288","https://openalex.org/W2164178706","https://openalex.org/W2540699116","https://openalex.org/W2545401637","https://openalex.org/W2747602615","https://openalex.org/W3143610959","https://openalex.org/W6648088779","https://openalex.org/W6679462907","https://openalex.org/W6684298975"],"related_works":["https://openalex.org/W2944990515","https://openalex.org/W2167195438","https://openalex.org/W2942040471","https://openalex.org/W4254968926","https://openalex.org/W1977042749","https://openalex.org/W2028220610","https://openalex.org/W2573726612","https://openalex.org/W2542162669","https://openalex.org/W2088008649","https://openalex.org/W2166033074"],"abstract_inverted_index":{"Negative":[0],"Bias":[1],"Temperature":[2],"Instability":[3],"(NBTI)":[4],"has":[5],"been":[6],"a":[7,18,27,66],"reliability":[8],"concern":[9],"with":[10],"CMOS":[11],"technology":[12],"scaling.":[13],"The":[14,40],"threshold":[15,46,75],"voltage":[16,47,76],"of":[17,26],"p-MOSFET":[19],"degrades,":[20],"resulting":[21],"in":[22],"the":[23,37,45,74],"delay":[24],"increment":[25],"digital":[28],"gate":[29],"since":[30],"more":[31],"time":[32],"is":[33,61,82],"needed":[34],"to":[35,69,79],"charge":[36],"output":[38],"load.":[39],"gate-level":[41],"timing":[42],"model":[43],"takes":[44],"shift":[48],"as":[49],"an":[50,53],"input.":[51],"Therefore,":[52],"accurate":[54],"and":[55],"fast":[56],"simulation":[57],"method":[58],"for":[59],"NBTI":[60,81],"important.":[62],"In":[63],"this":[64],"paper,":[65],"new":[67],"approach":[68],"efficiently":[70],"yet":[71],"accurately":[72],"compute":[73],"degradation":[77],"due":[78],"AC-mode":[80],"proposed.":[83]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}