{"id":"https://openalex.org/W2941662373","doi":"https://doi.org/10.1109/isqed.2019.8697450","title":"Routing Complexity Minimization of Monolithic Three-Dimensional Integrated Circuits","display_name":"Routing Complexity Minimization of Monolithic Three-Dimensional Integrated Circuits","publication_year":2019,"publication_date":"2019-03-01","ids":{"openalex":"https://openalex.org/W2941662373","doi":"https://doi.org/10.1109/isqed.2019.8697450","mag":"2941662373"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2019.8697450","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2019.8697450","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"20th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016037177","display_name":"Sheng-En David Lin","orcid":"https://orcid.org/0009-0000-2235-5695"},"institutions":[{"id":"https://openalex.org/I72951846","display_name":"Washington State University","ror":"https://ror.org/05dk0ce17","country_code":"US","type":"education","lineage":["https://openalex.org/I72951846"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sheng-En David Lin","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Washington State University, Pullman, WA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Washington State University, Pullman, WA, USA","institution_ids":["https://openalex.org/I72951846"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100374561","display_name":"Dae Hyun Kim","orcid":"https://orcid.org/0000-0001-8275-5949"},"institutions":[{"id":"https://openalex.org/I72951846","display_name":"Washington State University","ror":"https://ror.org/05dk0ce17","country_code":"US","type":"education","lineage":["https://openalex.org/I72951846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dae Hyun Kim","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Washington State University, Pullman, WA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Washington State University, Pullman, WA, USA","institution_ids":["https://openalex.org/I72951846"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5016037177"],"corresponding_institution_ids":["https://openalex.org/I72951846"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0277233,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"9","issue":null,"first_page":"329","last_page":"334"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10783","display_name":"Additive Manufacturing and 3D Printing Technologies","score":0.9919000267982483,"subfield":{"id":"https://openalex.org/subfields/2203","display_name":"Automotive Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9890999794006348,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.7209420800209045},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.6796323657035828},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6474417448043823},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5598804354667664},{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.5099960565567017},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5016424655914307},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.49428510665893555},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.47656917572021484},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.4609234035015106},{"id":"https://openalex.org/keywords/parasitic-capacitance","display_name":"Parasitic capacitance","score":0.45807644724845886},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.41610413789749146},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4156396687030792},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.278472900390625},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.27531975507736206},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24395927786827087},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23243382573127747},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.195130854845047},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.15057018399238586},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.0952824056148529}],"concepts":[{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.7209420800209045},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.6796323657035828},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6474417448043823},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5598804354667664},{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.5099960565567017},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5016424655914307},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.49428510665893555},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47656917572021484},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.4609234035015106},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.45807644724845886},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.41610413789749146},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4156396687030792},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.278472900390625},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.27531975507736206},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24395927786827087},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23243382573127747},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.195130854845047},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.15057018399238586},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0952824056148529},{"id":"https://openalex.org/C147789679","wikidata":"https://www.wikidata.org/wiki/Q11372","display_name":"Physical chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2019.8697450","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2019.8697450","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"20th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.41999998688697815}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309913","display_name":"Washington State University","ror":"https://ror.org/05dk0ce17"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1972367194","https://openalex.org/W1978639190","https://openalex.org/W1987597317","https://openalex.org/W1993632150","https://openalex.org/W1997007928","https://openalex.org/W2001870828","https://openalex.org/W2002806561","https://openalex.org/W2058330839","https://openalex.org/W2108734724","https://openalex.org/W2117278010","https://openalex.org/W2130923737","https://openalex.org/W2141104858","https://openalex.org/W2161129061","https://openalex.org/W2176080955","https://openalex.org/W2403483929","https://openalex.org/W2569250791","https://openalex.org/W2611777290","https://openalex.org/W2791191785","https://openalex.org/W4246766117","https://openalex.org/W6681120124"],"related_works":["https://openalex.org/W2016970881","https://openalex.org/W2027159884","https://openalex.org/W1990828594","https://openalex.org/W2333804548","https://openalex.org/W2534942874","https://openalex.org/W3093450488","https://openalex.org/W2016589506","https://openalex.org/W2376702355","https://openalex.org/W4385062230","https://openalex.org/W2084347051"],"abstract_inverted_index":{"Monolithic":[0,11],"three-dimensional":[1],"(3D)":[2],"integration":[3,8],"provides":[4],"the":[5,84,98,110,115],"most":[6],"fine-grained":[7],"of":[9,37,45,102],"transistors.":[10],"inter-tier":[12,17],"vias":[13],"(MIVs)":[14],"used":[15],"for":[16,100],"electrical":[18],"connections":[19],"in":[20,83],"monolithic":[21,76,103],"3D":[22,77,104],"integrated":[23],"circuits":[24],"(ICs)":[25],"are":[26,53],"as":[27,29],"small":[28],"local":[30],"vias,":[31],"so":[32,58],"parasitic":[33],"resistance":[34],"and":[35],"capacitance":[36],"an":[38],"MIV":[39],"is":[40],"much":[41,54],"smaller":[42,55],"than":[43,56],"that":[44,109],"a":[46,65,92],"through-silicon":[47],"via":[48],"(TSV).":[49],"In":[50,87],"addition,":[51],"MIVs":[52,60],"TSVs,":[57],"many":[59],"can":[61],"be":[62],"inserted":[63],"into":[64],"layout":[66],"while":[67],"enabling":[68],"very":[69],"high":[70],"bandwidth":[71],"between":[72],"adjacent":[73],"tiers.":[74],"Thus,":[75],"ICs":[78],"have":[79],"been":[80],"actively":[81],"researched":[82],"literature":[85],"recently.":[86],"this":[88],"paper,":[89],"we":[90],"proposes":[91],"gate":[93,111],"composition":[94,112],"algorithm":[95,113],"to":[96,119],"reduce":[97],"runtime":[99,116],"routing":[101],"ICs.":[105],"Simulation":[106],"results":[107],"show":[108],"reduces":[114],"by":[117],"11%":[118],"76%.":[120]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}