{"id":"https://openalex.org/W2941940564","doi":"https://doi.org/10.1109/isqed.2019.8697444","title":"High-Performance NoCs Employing the DSP48E1 Blocks of the Xilinx FPGAs","display_name":"High-Performance NoCs Employing the DSP48E1 Blocks of the Xilinx FPGAs","publication_year":2019,"publication_date":"2019-03-01","ids":{"openalex":"https://openalex.org/W2941940564","doi":"https://doi.org/10.1109/isqed.2019.8697444","mag":"2941940564"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2019.8697444","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2019.8697444","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"20th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028650551","display_name":"Prabhu Prasad B M","orcid":null},"institutions":[{"id":"https://openalex.org/I11880225","display_name":"National Institute of Technology Karnataka","ror":"https://ror.org/01hz4v948","country_code":"IN","type":"education","lineage":["https://openalex.org/I11880225"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Prabhu Prasad B.M.","raw_affiliation_strings":["National Institute of Technology Karnataka, Surathkal, Karnataka, IN"],"affiliations":[{"raw_affiliation_string":"National Institute of Technology Karnataka, Surathkal, Karnataka, IN","institution_ids":["https://openalex.org/I11880225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079634639","display_name":"Khyamling Parane","orcid":"https://orcid.org/0000-0003-4176-4640"},"institutions":[{"id":"https://openalex.org/I11880225","display_name":"National Institute of Technology Karnataka","ror":"https://ror.org/01hz4v948","country_code":"IN","type":"education","lineage":["https://openalex.org/I11880225"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Khyamling Parane","raw_affiliation_strings":["SPARK Lab, National Institute of Technology Karnataka, India"],"affiliations":[{"raw_affiliation_string":"SPARK Lab, National Institute of Technology Karnataka, India","institution_ids":["https://openalex.org/I11880225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004440264","display_name":"Basavaraj Talawar","orcid":"https://orcid.org/0000-0001-5054-3124"},"institutions":[{"id":"https://openalex.org/I11880225","display_name":"National Institute of Technology Karnataka","ror":"https://ror.org/01hz4v948","country_code":"IN","type":"education","lineage":["https://openalex.org/I11880225"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Basavaraj Talawar","raw_affiliation_strings":["SPARK Lab, National Institute of Technology Karnataka, India"],"affiliations":[{"raw_affiliation_string":"SPARK Lab, National Institute of Technology Karnataka, India","institution_ids":["https://openalex.org/I11880225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5028650551"],"corresponding_institution_ids":["https://openalex.org/I11880225"],"apc_list":null,"apc_paid":null,"fwci":0.3537,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.61292932,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"163","last_page":"169"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.8911501169204712},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.7665673494338989},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7419250011444092},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6776381731033325},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6198924779891968},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5764189958572388},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5404819250106812},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.466930091381073},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.44363313913345337},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.44199782609939575},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.431427925825119},{"id":"https://openalex.org/keywords/transpose","display_name":"Transpose","score":0.4183104932308197},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3809669613838196},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.20473149418830872},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14584481716156006},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10185658931732178}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.8911501169204712},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.7665673494338989},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7419250011444092},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6776381731033325},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6198924779891968},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5764189958572388},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5404819250106812},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.466930091381073},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.44363313913345337},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.44199782609939575},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.431427925825119},{"id":"https://openalex.org/C200106649","wikidata":"https://www.wikidata.org/wiki/Q223683","display_name":"Transpose","level":3,"score":0.4183104932308197},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3809669613838196},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.20473149418830872},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14584481716156006},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10185658931732178},{"id":"https://openalex.org/C158693339","wikidata":"https://www.wikidata.org/wiki/Q190524","display_name":"Eigenvalues and eigenvectors","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2019.8697444","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2019.8697444","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"20th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7799999713897705,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1644436786","https://openalex.org/W1651994298","https://openalex.org/W1979770601","https://openalex.org/W2099917528","https://openalex.org/W2130183852","https://openalex.org/W2130425801","https://openalex.org/W2162292936","https://openalex.org/W2204870480","https://openalex.org/W2524701127","https://openalex.org/W2533190569","https://openalex.org/W2795260458","https://openalex.org/W2900807762","https://openalex.org/W6648697037"],"related_works":["https://openalex.org/W4323268213","https://openalex.org/W2145932742","https://openalex.org/W1993197222","https://openalex.org/W1972355764","https://openalex.org/W2576538540","https://openalex.org/W1757304091","https://openalex.org/W2152379259","https://openalex.org/W2099993311","https://openalex.org/W2226270586","https://openalex.org/W223007697"],"abstract_inverted_index":{"The":[0,109,124],"hard":[1],"multiplexers":[2],"of":[3,15,18,35,51,62,66,78,127,146,168],"the":[4,13,19,31,36,44,57,63,67,79,92,105,118,135,142,151,158,164,173],"Xilinx":[5],"DSP48E1":[6,37,137,160],"slices":[7,38],"have":[8,131],"been":[9,72,102,132],"employed":[10],"to":[11,30,117],"support":[12],"functionality":[14],"crossbar":[16,76,95,139,144],"switch":[17],"buffered":[20],"five":[21],"port":[22],"Network-on-Chip":[23],"(NoC)":[24],"routers.":[25],"This":[26],"is":[27],"possible":[28],"due":[29],"dynamic":[32],"mode":[33],"operation":[34],"per":[39],"clock":[40],"cycle":[41],"based":[42,75,94,107,138,161,175],"on":[43],"multiplexer":[45],"control":[46],"signals.":[47],"As":[48],"a":[49,53],"result":[50],"this,":[52],"significant":[54],"reduction":[55],"in":[56,104],"soft":[58],"logic":[59],"(LUT+FF)":[60],"utilization":[61],"FPGA":[64],"implementation":[65,77,140,145,162,176],"6\u00d76":[68,80],"Mesh":[69,81,148],"topology":[70,82,149],"has":[71,101],"observed.":[73],"DSP":[74,106],"consumes":[83],"36%":[84],"fewer":[85,89,114],"LUTs":[86,115],"and":[87,129,153,170,179],"40%":[88],"FFs":[90],"than":[91],"LUT":[93,143,174],"implementation.":[96,108],"38%":[97,130],"less":[98],"power":[99],"consumption":[100],"observed":[103],"proposed":[110,136,159],"work":[111],"utilizes":[112],"41%":[113],"compared":[116],"state-of-the-art":[119],"CON-NECT":[120],"NoC":[121],"generation":[122],"tool.":[123],"latency":[125],"reductions":[126],"31%":[128],"achieved":[133],"by":[134],"over":[141,172],"8\u00d78":[147],"under":[150,177],"Uniform":[152,178],"Transpose":[154,180],"traffic":[155,181],"patterns.":[156],"Also,":[157],"achieves":[163],"saturation":[165],"throughput":[166],"improvements":[167],"1.4\u00d7":[169],"1.6\u00d7":[171],"patterns":[182],"respectively.":[183]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}