{"id":"https://openalex.org/W2940549145","doi":"https://doi.org/10.1109/isqed.2019.8697421","title":"On SAT-Based Attacks On Encrypted Sequential Logic Circuits","display_name":"On SAT-Based Attacks On Encrypted Sequential Logic Circuits","publication_year":2019,"publication_date":"2019-03-01","ids":{"openalex":"https://openalex.org/W2940549145","doi":"https://doi.org/10.1109/isqed.2019.8697421","mag":"2940549145"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2019.8697421","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2019.8697421","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"20th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050879328","display_name":"Yasaswy Kasarabada","orcid":"https://orcid.org/0000-0003-3542-4674"},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yasaswy Kasarabada","raw_affiliation_strings":["Digital Design Environments Laboratory, University of Cincinnati, Cincinnati, Ohio, USA"],"affiliations":[{"raw_affiliation_string":"Digital Design Environments Laboratory, University of Cincinnati, Cincinnati, Ohio, USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051831487","display_name":"Suyuan Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Suyuan Chen","raw_affiliation_strings":["Digital Design Environments Laboratory, University of Cincinnati, Cincinnati, Ohio, USA"],"affiliations":[{"raw_affiliation_string":"Digital Design Environments Laboratory, University of Cincinnati, Cincinnati, Ohio, USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040975645","display_name":"Ranga Vemuri","orcid":"https://orcid.org/0000-0002-4903-2746"},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ranga Vemuri","raw_affiliation_strings":["Digital Design Environments Laboratory, University of Cincinnati, Cincinnati, Ohio, USA"],"affiliations":[{"raw_affiliation_string":"Digital Design Environments Laboratory, University of Cincinnati, Cincinnati, Ohio, USA","institution_ids":["https://openalex.org/I63135867"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5050879328"],"corresponding_institution_ids":["https://openalex.org/I63135867"],"apc_list":null,"apc_paid":null,"fwci":4.3338,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.94912601,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"204","last_page":"211"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9368000030517578,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.7774353623390198},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7127719521522522},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.6934188008308411},{"id":"https://openalex.org/keywords/boolean-satisfiability-problem","display_name":"Boolean satisfiability problem","score":0.5949061512947083},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.5185628533363342},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5071492195129395},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.48136335611343384},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4610435664653778},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4503369629383087},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4245499074459076},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41838452219963074},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4111466705799103},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3769865930080414},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20196488499641418},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.14681658148765564},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1140812337398529}],"concepts":[{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.7774353623390198},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7127719521522522},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.6934188008308411},{"id":"https://openalex.org/C6943359","wikidata":"https://www.wikidata.org/wiki/Q875276","display_name":"Boolean satisfiability problem","level":2,"score":0.5949061512947083},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.5185628533363342},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5071492195129395},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.48136335611343384},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4610435664653778},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4503369629383087},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4245499074459076},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41838452219963074},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4111466705799103},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3769865930080414},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20196488499641418},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.14681658148765564},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1140812337398529},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2019.8697421","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2019.8697421","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"20th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W283009591","https://openalex.org/W1524250393","https://openalex.org/W2012725064","https://openalex.org/W2083314129","https://openalex.org/W2135211381","https://openalex.org/W2419784917","https://openalex.org/W2499445168","https://openalex.org/W2532898432","https://openalex.org/W2615010670","https://openalex.org/W2615060729","https://openalex.org/W2616325639","https://openalex.org/W2708742051","https://openalex.org/W2741711485","https://openalex.org/W2747980214","https://openalex.org/W2752013983","https://openalex.org/W2757400610","https://openalex.org/W2771405182","https://openalex.org/W2782827709","https://openalex.org/W2798443351","https://openalex.org/W2800086831","https://openalex.org/W2802290189","https://openalex.org/W2951325841","https://openalex.org/W3105554950","https://openalex.org/W4254690223","https://openalex.org/W6610229308"],"related_works":["https://openalex.org/W2169576796","https://openalex.org/W29481652","https://openalex.org/W4238178324","https://openalex.org/W4248668797","https://openalex.org/W2110968362","https://openalex.org/W3141297747","https://openalex.org/W818963952","https://openalex.org/W1603944672","https://openalex.org/W1851795671","https://openalex.org/W2146663621"],"abstract_inverted_index":{"Logic":[0],"encryption":[1,35],"has":[2],"emerged":[3],"as":[4],"a":[5,59,69,77,99],"solution":[6],"to":[7,24,40,43,68,131],"the":[8,26,74,86,90,104,107,113,116,124,132],"hardware":[9],"intellectual":[10],"property":[11],"(IP)":[12],"protection":[13,27],"prob-lem.":[14],"In":[15,81],"recent":[16],"years,":[17],"many":[18],"attack":[19,49,64,92,119],"methods":[20,53],"have":[21,37],"been":[22,38],"proposed":[23],"counter":[25],"offered":[28],"by":[29],"logic":[30,34,94],"encryption.":[31],"Most":[32],"state-of-the-art":[33],"schemes":[36],"shown":[39],"be":[41,66],"susceptible":[42],"one":[44],"or":[45],"more":[46],"of":[47,76,88,106,109],"these":[48],"methods.":[50],"Furthermore,":[51,121],"defense":[52],"on":[54,93,115],"sequential":[55,70,96,117,133],"circuits":[56,97],"assume":[57],"that":[58],"Boolean":[60],"satisfiability":[61],"(SAT)":[62],"based":[63],"can":[65],"applied":[67],"circuit":[71,114],"only":[72],"in":[73,112],"presence":[75,108],"design-for-testability":[78],"(DFT)":[79],"architecture.":[80,101],"this":[82],"paper,":[83],"we":[84,122],"examine":[85],"effectiveness":[87],"applying":[89],"SAT-based":[91],"encrypted":[95],"lacking":[98],"scan":[100],"We":[102],"evaluate":[103],"effect":[105],"flip-flop":[110],"chains":[111],"SAT":[118,134],"time.":[120],"analyze":[123],"evaluation":[125],"results":[126],"and":[127],"propose":[128],"an":[129],"enhancement":[130],"attack.":[135]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":8},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}