{"id":"https://openalex.org/W2799912737","doi":"https://doi.org/10.1109/isqed.2018.8357326","title":"Resource constrained cellular neural networks for real-time obstacle detection using FPGAs","display_name":"Resource constrained cellular neural networks for real-time obstacle detection using FPGAs","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2799912737","doi":"https://doi.org/10.1109/isqed.2018.8357326","mag":"2799912737"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2018.8357326","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2018.8357326","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 19th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071529609","display_name":"Xiaowei Xu","orcid":"https://orcid.org/0000-0002-1046-6379"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]},{"id":"https://openalex.org/I47720641","display_name":"Huazhong University of Science and Technology","ror":"https://ror.org/00p991c53","country_code":"CN","type":"education","lineage":["https://openalex.org/I47720641"]}],"countries":["CN","US"],"is_corresponding":false,"raw_author_name":"Xiaowei Xu","raw_affiliation_strings":["Huazhong University of Science and Technology, Wuhan, China","University of Notre Dame, South Bend, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Huazhong University of Science and Technology, Wuhan, China","institution_ids":["https://openalex.org/I47720641"]},{"raw_affiliation_string":"University of Notre Dame, South Bend, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051391822","display_name":"Tianchen Wang","orcid":"https://orcid.org/0000-0003-1524-6364"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tianchen Wang","raw_affiliation_strings":["University of Notre Dame, South Bend, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Notre Dame, South Bend, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101475406","display_name":"Qing Lu","orcid":"https://orcid.org/0000-0002-0601-8610"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Qing Lu","raw_affiliation_strings":["University of Notre Dame, South Bend, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Notre Dame, South Bend, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000141831","display_name":"Yiyu Shi","orcid":"https://orcid.org/0000-0002-6788-9823"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yiyu Shi","raw_affiliation_strings":["University of Notre Dame, South Bend, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Notre Dame, South Bend, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.1665,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.92730504,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"22","issue":null,"first_page":"437","last_page":"440"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8056186437606812},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7745521068572998},{"id":"https://openalex.org/keywords/obstacle","display_name":"Obstacle","score":0.7601582407951355},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6649772524833679},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.5739647746086121},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5413877367973328},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.46152463555336},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4448031187057495},{"id":"https://openalex.org/keywords/time-constraint","display_name":"Time constraint","score":0.4202512502670288},{"id":"https://openalex.org/keywords/resource-allocation","display_name":"Resource allocation","score":0.4134431481361389},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.39377129077911377},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3806071877479553},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.294796347618103},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.22177603840827942},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2033490240573883}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8056186437606812},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7745521068572998},{"id":"https://openalex.org/C2776650193","wikidata":"https://www.wikidata.org/wiki/Q264661","display_name":"Obstacle","level":2,"score":0.7601582407951355},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6649772524833679},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.5739647746086121},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5413877367973328},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.46152463555336},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4448031187057495},{"id":"https://openalex.org/C2775907273","wikidata":"https://www.wikidata.org/wiki/Q7805281","display_name":"Time constraint","level":2,"score":0.4202512502670288},{"id":"https://openalex.org/C29202148","wikidata":"https://www.wikidata.org/wiki/Q287260","display_name":"Resource allocation","level":2,"score":0.4134431481361389},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.39377129077911377},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3806071877479553},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.294796347618103},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.22177603840827942},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2033490240573883},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2018.8357326","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2018.8357326","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 19th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1893455912","https://openalex.org/W1952492859","https://openalex.org/W1989846668","https://openalex.org/W1995473414","https://openalex.org/W1998865404","https://openalex.org/W2016889342","https://openalex.org/W2028195847","https://openalex.org/W2050127689","https://openalex.org/W2068123024","https://openalex.org/W2072497408","https://openalex.org/W2084192127","https://openalex.org/W2100309045","https://openalex.org/W2117148079","https://openalex.org/W2130478168","https://openalex.org/W2546366412","https://openalex.org/W2606482175","https://openalex.org/W2964228333","https://openalex.org/W3140285855","https://openalex.org/W3161797085","https://openalex.org/W6734062232"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2013643406","https://openalex.org/W2027972911","https://openalex.org/W2157978810","https://openalex.org/W2597809628","https://openalex.org/W3046370962"],"abstract_inverted_index":{"Due":[0],"to":[1,38,90,103,141],"the":[2,39,85,130,152],"fast":[3],"growing":[4],"industry":[5],"of":[6,24,30,92,115],"smart":[7],"cars":[8],"and":[9,41,97,105,117,133],"autonomous":[10],"driving,":[11],"advanced":[12],"driver":[13],"assistance":[14],"systems":[15],"(ADAS)":[16],"with":[17,146,151],"its":[18],"applications":[19],"have":[20],"attracted":[21],"a":[22,27,65,112,135,138],"lot":[23],"attention.":[25],"As":[26],"crucial":[28],"part":[29],"ADAS,":[31],"obstacle":[32,52,72],"detection":[33,73],"has":[34,48],"been":[35,49],"challenge":[36],"due":[37],"real-tme":[40],"resource-constraint":[42],"requirements.":[43],"Cellular":[44],"neural":[45],"network":[46],"(CeNN)":[47],"popular":[50],"for":[51,69],"detection,":[53],"however":[54],"suffers":[55],"from":[56],"high":[57],"computation":[58],"complexity.":[59],"In":[60],"this":[61],"paper":[62],"we":[63],"propose":[64],"compressed":[66],"CeNN":[67,88],"framework":[68],"real-time":[70],"ADAS":[71],"in":[74,87],"embedded":[75],"FPGAs.":[76],"Particularly,":[77],"parameter":[78],"quantizaion":[79],"is":[80],"adopted.":[81],"Parameter":[82],"quantization":[83],"quantizes":[84],"numbers":[86],"templates":[89],"powers":[91],"two,":[93],"so":[94],"that":[95,124],"complex":[96],"expensive":[98],"multiplications":[99],"can":[100,127,143],"be":[101,144],"converted":[102],"simple":[104],"cheap":[106],"shift":[107],"operations,":[108],"which":[109],"only":[110],"require":[111],"minimum":[113],"number":[114],"registers":[116],"LEs.":[118],"Experimental":[119],"results":[120],"on":[121],"FPGAs":[122],"show":[123],"our":[125],"approach":[126],"significantly":[128],"improve":[129],"resource":[131],"utilization,":[132],"as":[134],"direct":[136],"consequence":[137],"speedup":[139],"up":[140],"7.8x":[142],"achieved":[145],"no":[147],"performance":[148],"loss":[149],"compared":[150],"state-of-the-art":[153],"implementations.":[154]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":13}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}