{"id":"https://openalex.org/W2801200916","doi":"https://doi.org/10.1109/isqed.2018.8357308","title":"Low power latch based design with smart retiming","display_name":"Low power latch based design with smart retiming","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2801200916","doi":"https://doi.org/10.1109/isqed.2018.8357308","mag":"2801200916"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2018.8357308","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2018.8357308","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 19th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024530254","display_name":"Kamlesh Kumar Singh","orcid":"https://orcid.org/0000-0002-9382-6068"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Kamlesh Singh","raw_affiliation_strings":["Electronic Systems group, Eindhoven University of Technology, Eindhoven, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Systems group, Eindhoven University of Technology, Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042636120","display_name":"Hailong Jiao","orcid":"https://orcid.org/0000-0002-2815-6168"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Hailong Jiao","raw_affiliation_strings":["Electronic Systems group, Eindhoven University of Technology, Eindhoven, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Systems group, Eindhoven University of Technology, Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030551618","display_name":"Jos Huisken","orcid":"https://orcid.org/0000-0003-4692-2601"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Jos Huisken","raw_affiliation_strings":["Electronic Systems group, Eindhoven University of Technology, Eindhoven, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Systems group, Eindhoven University of Technology, Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035269528","display_name":"Hamed Fatemi","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Hamed Fatemi","raw_affiliation_strings":["NXP Semiconductors, Eindhoven, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors, Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050945839","display_name":"Jos\u00e9 Pineda de Gyvez","orcid":"https://orcid.org/0000-0002-0723-7065"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Jose Pineda de Gyvez","raw_affiliation_strings":["Electronic Systems group, Eindhoven University of Technology, Eindhoven, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Systems group, Eindhoven University of Technology, Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I83019370"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"329","last_page":"334"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.9226414561271667},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.8080726861953735},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5667902827262878},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5518617033958435},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5217489004135132},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.500237226486206},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4964638352394104},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.46443304419517517},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42163974046707153},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35931169986724854},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.340559720993042},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.30993372201919556}],"concepts":[{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.9226414561271667},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.8080726861953735},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5667902827262878},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5518617033958435},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5217489004135132},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.500237226486206},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4964638352394104},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.46443304419517517},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42163974046707153},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35931169986724854},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.340559720993042},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.30993372201919556}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/isqed.2018.8357308","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2018.8357308","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 19th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/9a3a3cbc-7b9d-4768-8f91-b3f89288bc06","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/9a3a3cbc-7b9d-4768-8f91-b3f89288bc06","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Singh, K, Jiao, H, Huisken, J, Fatemi, H & De Gyvez, J P 2018, Low power latch based design with smart retiming. in 2018 19th International Symposium on Quality Electronic Design, ISQED 2018. IEEE Computer Society, Brussels, pp. 329-334, 19th International Symposium on Quality Electronic Design, ISQED 2018, Santa Clara, California, United States, 13/03/18. https://doi.org/10.1109/ISQED.2018.8357308","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:900522","is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=900522","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":null},{"id":"pmh:oai:library.tue.nl:900522","is_oa":false,"landing_page_url":"http://repository.tue.nl/900522","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":null},{"id":"pmh:tue:oai:pure.tue.nl:publications/9a3a3cbc-7b9d-4768-8f91-b3f89288bc06","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/9a3a3cbc-7b9d-4768-8f91-b3f89288bc06","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2018 19th International Symposium on Quality Electronic Design, ISQED 2018, 329 - 334","raw_type":"info:eu-repo/semantics/conferencepaper"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1528889423","https://openalex.org/W1563755196","https://openalex.org/W1969440359","https://openalex.org/W1997172759","https://openalex.org/W2025340565","https://openalex.org/W2044329085","https://openalex.org/W2082421670","https://openalex.org/W2098040589","https://openalex.org/W2098169735","https://openalex.org/W2102504603","https://openalex.org/W2157316052","https://openalex.org/W2269812611","https://openalex.org/W2516740658","https://openalex.org/W2538566702","https://openalex.org/W3150807572","https://openalex.org/W3152276953","https://openalex.org/W4245410072","https://openalex.org/W4250101586","https://openalex.org/W6631727344","https://openalex.org/W6675391977","https://openalex.org/W6683195693","https://openalex.org/W6728651494"],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W2078506771","https://openalex.org/W63276784","https://openalex.org/W3011978806","https://openalex.org/W2059530328","https://openalex.org/W2051008800","https://openalex.org/W2156446048","https://openalex.org/W2134664711","https://openalex.org/W2098316714"],"abstract_inverted_index":{"Flip-flops":[0],"and":[1,34,75,97,108,134,144],"latches":[2],"are":[3,29,39,101],"two":[4],"options":[5],"to":[6,25,42,48,91],"construct":[7],"pipelines":[8],"in":[9,147],"digital":[10],"integrated":[11],"circuits":[12],"(ICs).":[13],"In":[14],"this":[15],"paper,":[16],"the":[17,63,71,76,80,92,104,109,115,119,124,130,135,139],"implications":[18],"for":[19,69],"converting":[20],"a":[21,26,44,49,55,59],"flip-flop":[22,45,93,120],"based":[23,46,73,94,106,121,132],"design":[24,28,47,51,74,107,122,133,137],"latch-based":[27,50],"investigated":[30],"by":[31,103,142],"performing":[32],"timing":[33],"power":[35,140],"analysis.":[36],"Design":[37],"flows":[38],"also":[40],"proposed":[41],"convert":[43],"as":[52,54,118],"well":[53],"latch/flip-flop-mixed":[56],"design.":[57],"With":[58],"new":[60],"retiming":[61],"strategy,":[62],"optimum":[64],"operating":[65],"condition":[66],"is":[67],"identified":[68],"both":[70],"latch":[72,105,131],"mixed":[77,110,136],"design,":[78,95,111],"where":[79],"maximum":[81],"time":[82],"borrowing":[83],"or":[84],"performance":[85,117],"enhancement":[86],"can":[87],"be":[88],"obtained.":[89],"Compared":[90],"48%":[96],"45%":[98],"frequency":[99],"boosting":[100],"achieved":[102],"respectively.":[112],"While":[113],"maintaining":[114],"same":[116],"with":[123],"aid":[125],"of":[126],"supply":[127],"voltage":[128],"scaling,":[129],"reduce":[138],"consumption":[141],"21%":[143],"16%,":[145],"respectively,":[146],"an":[148],"industrial":[149],"28-nm":[150],"FDSOI":[151],"CMOS":[152],"technology.":[153]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}