{"id":"https://openalex.org/W2778002804","doi":"https://doi.org/10.1109/isqed.2018.8357298","title":"Ultra-low swing CMOS transceiver for 2.5-D integrated systems","display_name":"Ultra-low swing CMOS transceiver for 2.5-D integrated systems","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2778002804","doi":"https://doi.org/10.1109/isqed.2018.8357298","mag":"2778002804"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2018.8357298","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2018.8357298","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 19th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://pure.manchester.ac.uk/ws/files/80438193/Ultra_Low_Swing_CMOS_Transceiver_for_2.5_D_Integrated_.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008891938","display_name":"Przemyslaw Mroszczyk","orcid":"https://orcid.org/0000-0002-7586-1839"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Przemyslaw Mroszczyk","raw_affiliation_strings":["Advanced Processor Technologies Group School of Computer Science, The University of Manchester, UK"],"affiliations":[{"raw_affiliation_string":"Advanced Processor Technologies Group School of Computer Science, The University of Manchester, UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031542707","display_name":"Vasilis F. Pavlidis","orcid":"https://orcid.org/0000-0002-4063-4652"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Vasilis F. Pavlidis","raw_affiliation_strings":["Advanced Processor Technologies Group School of Computer Science, The University of Manchester, UK"],"affiliations":[{"raw_affiliation_string":"Advanced Processor Technologies Group School of Computer Science, The University of Manchester, UK","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5008891938"],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":0.3926,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.61510468,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"262","last_page":"267"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.801217794418335},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7399026155471802},{"id":"https://openalex.org/keywords/swing","display_name":"Swing","score":0.6207071542739868},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5656251907348633},{"id":"https://openalex.org/keywords/transmitter","display_name":"Transmitter","score":0.5630173683166504},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5220631957054138},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4824586510658264},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4237714409828186},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.34000158309936523},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.25642263889312744},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.2456156313419342},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11348971724510193}],"concepts":[{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.801217794418335},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7399026155471802},{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.6207071542739868},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5656251907348633},{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.5630173683166504},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5220631957054138},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4824586510658264},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4237714409828186},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34000158309936523},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.25642263889312744},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.2456156313419342},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11348971724510193},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/isqed.2018.8357298","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2018.8357298","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 19th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:publications/60c7b15e-3a5e-4e85-9f57-10b8a2c015c8","is_oa":true,"landing_page_url":"https://research.manchester.ac.uk/en/publications/60c7b15e-3a5e-4e85-9f57-10b8a2c015c8","pdf_url":"https://pure.manchester.ac.uk/ws/files/80438193/Ultra_Low_Swing_CMOS_Transceiver_for_2.5_D_Integrated_.pdf","source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Mroszczyk, P & Pavlidis, V 2018, Ultra-Low Swing CMOS Transceiver for 2.5-D Integrated Systems. in 2018 19th International Symposium on Quality Electronic Design, ISQED 2018. Proceedings - International Symposium on Quality Electronic Design, ISQED, vol. 2018-March, pp. 262-267. https://doi.org/10.1109/ISQED.2018.8357298","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:pure.atira.dk:publications/60c7b15e-3a5e-4e85-9f57-10b8a2c015c8","is_oa":false,"landing_page_url":"http://www.scopus.com/inward/record.url?scp=85047911945&partnerID=8YFLogxK","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":{"id":"pmh:oai:pure.atira.dk:publications/60c7b15e-3a5e-4e85-9f57-10b8a2c015c8","is_oa":true,"landing_page_url":"https://research.manchester.ac.uk/en/publications/60c7b15e-3a5e-4e85-9f57-10b8a2c015c8","pdf_url":"https://pure.manchester.ac.uk/ws/files/80438193/Ultra_Low_Swing_CMOS_Transceiver_for_2.5_D_Integrated_.pdf","source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Mroszczyk, P & Pavlidis, V 2018, Ultra-Low Swing CMOS Transceiver for 2.5-D Integrated Systems. in 2018 19th International Symposium on Quality Electronic Design, ISQED 2018. Proceedings - International Symposium on Quality Electronic Design, ISQED, vol. 2018-March, pp. 262-267. https://doi.org/10.1109/ISQED.2018.8357298","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G37784125","display_name":null,"funder_award_id":"671578","funder_id":"https://openalex.org/F4320332999","funder_display_name":"Horizon 2020 Framework Programme"},{"id":"https://openalex.org/G4674850405","display_name":"European Exascale Processor  Memory Node Design","funder_award_id":"671578","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"}],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320332999","display_name":"Horizon 2020 Framework Programme","ror":"https://ror.org/00k4n6c32"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2778002804.pdf","grobid_xml":"https://content.openalex.org/works/W2778002804.grobid-xml"},"referenced_works_count":16,"referenced_works":["https://openalex.org/W1483914983","https://openalex.org/W1539205701","https://openalex.org/W1556774074","https://openalex.org/W1568924853","https://openalex.org/W1881514251","https://openalex.org/W2058996914","https://openalex.org/W2121169595","https://openalex.org/W2127074586","https://openalex.org/W2144057924","https://openalex.org/W2147608252","https://openalex.org/W2155062435","https://openalex.org/W2164480131","https://openalex.org/W3023982817","https://openalex.org/W6633425021","https://openalex.org/W6634113845","https://openalex.org/W6639246667"],"related_works":["https://openalex.org/W4249165909","https://openalex.org/W2113805088","https://openalex.org/W2117255793","https://openalex.org/W3188388194","https://openalex.org/W4244023365","https://openalex.org/W4311591647","https://openalex.org/W4390195751","https://openalex.org/W2115569193","https://openalex.org/W2161127017","https://openalex.org/W2159290292"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,47,52,66,84,136],"design":[4],"of":[5,46,65],"a":[6,18,30,103],"low":[7,24,33],"swing":[8,34,68,131],"transceiver":[9,99,140],"for":[10,55,120,143],"chip-to-chip":[11,124],"communication":[12,132],"in":[13,51,102,146],"2.5-D":[14,147],"integrated":[15,148],"systems":[16],"using":[17],"passive":[19],"interposer.":[20],"High":[21],"speed":[22,119],"and":[23,38,58,87,108],"power":[25],"operation":[26],"is":[27,100,141],"achieved":[28],"through":[29],"new":[31],"dynamic":[32],"tunable":[35,40],"transmitter":[36],"(DLST-TX)":[37],"inverter-based":[39],"receiver":[41],"(INVT-RX)":[42],"circuits.":[43],"The":[44,77,97,139],"novelty":[45],"proposed":[48],"solution":[49],"lies":[50],"digital":[53],"trimming":[54],"PVT":[56],"corners":[57],"random":[59],"parameter":[60],"variability":[61],"allowing":[62],"significant":[63],"reduction":[64],"voltage":[67],"down":[69],"to":[70,111,128],"120":[71],"mV":[72],"with":[73],"single":[74],"ended":[75],"signaling.":[76],"compensation":[78],"method":[79],"has":[80],"negligible":[81],"impact":[82],"on":[83],"circuit":[85],"performance":[86],"silicon":[88],"area,":[89],"not":[90],"typically":[91],"achievable":[92],"by":[93],"device":[94],"geometry":[95],"scaling.":[96],"proof-of-concept":[98],"implemented":[101],"65":[104],"nm":[105],"CMOS":[106],"technology":[107],"exhibits":[109],"up":[110],"4\u00d7":[112],"higher":[113],"energy":[114],"efficiency":[115],"at":[116],"1":[117],"Gb/s":[118],"2.5":[121],"mm":[122],"long":[123],"interconnect,":[125],"as":[126],"compared":[127],"state-of-the-art":[129],"full":[130],"schemes":[133],"operating":[134],"under":[135],"same":[137],"conditions.":[138],"suitable":[142],"parallel":[144],"interfaces":[145],"systems.":[149]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}