{"id":"https://openalex.org/W2800162287","doi":"https://doi.org/10.1109/isqed.2018.8357286","title":"A modified method of logical effort for FinFET circuits considering impact of fin-extension effects","display_name":"A modified method of logical effort for FinFET circuits considering impact of fin-extension effects","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2800162287","doi":"https://doi.org/10.1109/isqed.2018.8357286","mag":"2800162287"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2018.8357286","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2018.8357286","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 19th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033855039","display_name":"Archana Pandey","orcid":"https://orcid.org/0000-0003-1927-1196"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Archana Pandey","raw_affiliation_strings":["Electronics and Communication Engineering, IIT Roorkee, India"],"affiliations":[{"raw_affiliation_string":"Electronics and Communication Engineering, IIT Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083069992","display_name":"Pitul Garg","orcid":null},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pitul Garg","raw_affiliation_strings":["Electronics and Communication Engineering, IIT Roorkee, India"],"affiliations":[{"raw_affiliation_string":"Electronics and Communication Engineering, IIT Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103099505","display_name":"Shobhit Tyagi","orcid":"https://orcid.org/0000-0002-6262-0526"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shobhit Tyagi","raw_affiliation_strings":["Electronics and Communication Engineering, IIT Roorkee, India"],"affiliations":[{"raw_affiliation_string":"Electronics and Communication Engineering, IIT Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036772010","display_name":"Rajeev Kumar Ranjan","orcid":"https://orcid.org/0000-0001-7175-2611"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Rajeev Ranjan","raw_affiliation_strings":["Semiconductor R&D Centre, Samsung Electronics Co. Ltd, Hwaseong-si, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"Semiconductor R&D Centre, Samsung Electronics Co. Ltd, Hwaseong-si, Republic of Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031850929","display_name":"Anand Bulusu","orcid":"https://orcid.org/0000-0002-3986-3730"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anand Bulusu","raw_affiliation_strings":["Electronics and Communication Engineering, IIT Roorkee, India"],"affiliations":[{"raw_affiliation_string":"Electronics and Communication Engineering, IIT Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5033855039"],"corresponding_institution_ids":["https://openalex.org/I154851008"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.03595409,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"189","last_page":"195"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.6720406413078308},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6082982420921326},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5961101055145264},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5773196816444397},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5734047889709473},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.5650198459625244},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5137733221054077},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5091144442558289},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4651646912097931},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3247569799423218},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31293585896492004},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26789140701293945},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2222301959991455}],"concepts":[{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.6720406413078308},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6082982420921326},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5961101055145264},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5773196816444397},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5734047889709473},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.5650198459625244},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5137733221054077},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5091144442558289},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4651646912097931},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3247569799423218},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31293585896492004},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26789140701293945},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2222301959991455},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2018.8357286","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2018.8357286","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 19th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1967271624","https://openalex.org/W1973398703","https://openalex.org/W1993743221","https://openalex.org/W1994098334","https://openalex.org/W2017187423","https://openalex.org/W2026555177","https://openalex.org/W2073043961","https://openalex.org/W2088115909","https://openalex.org/W2102412728","https://openalex.org/W2126482953","https://openalex.org/W2131488301","https://openalex.org/W2161242714","https://openalex.org/W2291252038","https://openalex.org/W2296737015","https://openalex.org/W2532139375","https://openalex.org/W4252820003","https://openalex.org/W6643395860","https://openalex.org/W6656928341","https://openalex.org/W6683891485"],"related_works":["https://openalex.org/W1517606667","https://openalex.org/W1980349267","https://openalex.org/W2098419840","https://openalex.org/W2765435638","https://openalex.org/W2140610743","https://openalex.org/W2121863912","https://openalex.org/W2766377030","https://openalex.org/W2986691431","https://openalex.org/W2152913847","https://openalex.org/W1870848632"],"abstract_inverted_index":{"For":[0],"the":[1,11,14,20,23,33,54,65,110,123,169],"transistor":[2,69,135],"sizing":[3,70,136,148],"of":[4,18,32,71,109,126,137,165],"multistage":[5],"digital":[6],"circuits":[7,74],"with":[8],"predictable":[9],"delays,":[10],"relationship":[12],"between":[13],"effective":[15],"input":[16],"capacitances":[17,31],"all":[19],"stages":[21],"and":[22,47,102,134,182],"stage":[24,55,176],"size":[25],"ratios":[26],"must":[27],"be":[28],"known.":[29],"Effective":[30],"FinFET":[34,79,92,118,127,147],"logic":[35,73,80],"gates":[36],"are":[37,75],"strongly":[38],"dependent":[39],"on":[40],"transition":[41,170],"times":[42],"at":[43],"their":[44,94],"input-output":[45],"nodes":[46],"are,":[48],"therefore,":[49],"not":[50,76,86],"directly":[51],"proportional":[52],"to":[53,59,63,151],"size,":[56],"as":[57],"opposed":[58],"conventional":[60],"transistors.":[61],"Due":[62],"this,":[64],"methods":[66],"developed":[67],"for":[68,78,117],"planar":[72],"valid":[77],"circuits.":[81],"Though":[82],"this":[83,141],"effect":[84],"is":[85,96,180],"present":[87],"in":[88,140,155,163,173],"highly":[89,97],"gate-drain":[90],"overlapped":[91],"devices,":[93],"performance":[95],"compromised":[98],"(higher":[99],"power":[100],"consumption":[101],"larger":[103],"delay).":[104],"We":[105,129,143,159],"propose":[106],"a":[107,152,174],"modification":[108],"existing":[111],"logical":[112],"effort":[113],"based":[114],"delay":[115,166],"model":[116],"inverter":[119,156,178],"chain":[120,157,179],"that":[121,145,161],"considers":[122],"above-mentioned":[124],"characteristics":[125],"devices.":[128],"also":[130],"discuss":[131],"branching":[132],"loads":[133],"non-critical":[138],"paths":[139],"paper.":[142],"observe":[144,160],"our":[146],"scheme":[149],"leads":[150],"significant":[153],"reduction":[154],"delays.":[158],"error":[162],"estimation":[164],"(not":[167],"considering":[168],"time":[171],"dependency)":[172],"two":[175],"FO4":[177],"31.8%":[181],"15.3%":[183],"respectively":[184],"(from":[185],"mixed-mode":[186],"TCAD":[187],"simulations).":[188]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2022,"cited_by_count":1}],"updated_date":"2026-04-02T15:55:50.835912","created_date":"2025-10-10T00:00:00"}