{"id":"https://openalex.org/W2803008244","doi":"https://doi.org/10.1109/isqed.2018.8357283","title":"Routing at compile time","display_name":"Routing at compile time","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2803008244","doi":"https://doi.org/10.1109/isqed.2018.8357283","mag":"2803008244"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2018.8357283","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2018.8357283","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 19th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084483224","display_name":"Chun-Xun Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Chun-Xun Lin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088685794","display_name":"Tsung\u2010Wei Huang","orcid":"https://orcid.org/0000-0001-9768-3378"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tsung-Wei Huang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053378706","display_name":"Martin D. F. Wong","orcid":"https://orcid.org/0000-0001-8274-9688"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Martin D. F. Wong","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5084483224"],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04274426,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"169","last_page":"175"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12292","display_name":"Graph Theory and Algorithms","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compile-time","display_name":"Compile time","score":0.8109729290008545},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6987773180007935},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5813648104667664},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5219213962554932},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46856099367141724},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.27202343940734863},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2135685384273529}],"concepts":[{"id":"https://openalex.org/C200833197","wikidata":"https://www.wikidata.org/wiki/Q333707","display_name":"Compile time","level":3,"score":0.8109729290008545},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6987773180007935},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5813648104667664},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5219213962554932},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46856099367141724},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.27202343940734863},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2135685384273529}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2018.8357283","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2018.8357283","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 19th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6499999761581421,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1972510652","https://openalex.org/W1976950115","https://openalex.org/W2006385089","https://openalex.org/W2022844803","https://openalex.org/W2039826547","https://openalex.org/W2053902150","https://openalex.org/W2066757307","https://openalex.org/W2114272403","https://openalex.org/W2125831674","https://openalex.org/W2153580689","https://openalex.org/W2180570939","https://openalex.org/W2771136647","https://openalex.org/W4237927338","https://openalex.org/W4246008302"],"related_works":["https://openalex.org/W2371266106","https://openalex.org/W2117382851","https://openalex.org/W2382449560","https://openalex.org/W2767298477","https://openalex.org/W2110432562","https://openalex.org/W2095224187","https://openalex.org/W2025344","https://openalex.org/W2117864619","https://openalex.org/W2090337950","https://openalex.org/W4233032676"],"abstract_inverted_index":{"The":[0],"rapid":[1],"evolution":[2],"of":[3,73,87,97],"modern":[4],"C++":[5],"programming":[6],"language":[7,46],"has":[8,25,156],"completely":[9],"changed":[10],"the":[11,27,42,71,107,116,157],"way":[12],"developers":[13],"write":[14],"high-performance":[15],"and":[16,38,90,141,166,173],"robust":[17],"applications.":[18],"By":[19,110],"modern,":[20],"we":[21,64],"mean":[22],"C++17,":[23],"which":[24,148],"revolutionized":[26],"\u201cold-fashion\u201d":[28],"C++98":[29],"in":[30,45,77],"many":[31,161],"aspects":[32],"such":[33],"as":[34],"meta-programming,":[35],"concurrency":[36],"controls,":[37],"functional":[39],"programming.":[40],"Despite":[41],"tremendous":[43],"progress":[44],"innovation,":[47],"research":[48],"on":[49,137],"how":[50],"these":[51],"advanced":[52],"features":[53],"can":[54,92,168],"improve":[55],"EDA":[56,163],"programs":[57],"is":[58,118,149],"still":[59],"nascent.":[60],"In":[61],"this":[62],"paper,":[63],"introduce":[65],"a":[66,82,94],"novel":[67],"routing":[68,139],"framework":[69,80,136,155],"using":[70],"technique":[72],"generalized":[74],"constant":[75],"expression":[76],"C++17.":[78],"Our":[79,154],"allows":[81],"router":[83],"to":[84,120,126,159],"take":[85],"advantage":[86],"compile-time":[88],"computation":[89,112],"thus":[91,167],"save":[93],"significant":[95],"amount":[96],"engineering":[98,174],"effort":[99],"that":[100],"would":[101],"otherwise":[102],"be":[103],"issued":[104],"every":[105],"time":[106],"program":[108],"runs.":[109],"prescribing":[111],"at":[113,152],"compile":[114],"time,":[115],"compiler":[117],"able":[119],"further":[121],"produce":[122],"more":[123],"optimized":[124],"codes":[125],"run":[127],"faster":[128],"than":[129],"ever":[130],"before.":[131],"We":[132],"have":[133,142],"evaluated":[134],"our":[135],"classic":[138],"problems":[140],"demonstrated":[143],"promising":[144],"performance":[145,172],"gain":[146],"over":[147],"done":[150],"solely":[151],"runtime.":[153],"potential":[158],"change":[160],"fundamental":[162],"building":[164],"blocks":[165],"achieve":[169],"better":[170],"tool":[171],"productivity.":[175]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}