{"id":"https://openalex.org/W2799993743","doi":"https://doi.org/10.1109/isqed.2018.8357271","title":"Clock buffer and flip-flop co-optimization for reducing peak current noise","display_name":"Clock buffer and flip-flop co-optimization for reducing peak current noise","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2799993743","doi":"https://doi.org/10.1109/isqed.2018.8357271","mag":"2799993743"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2018.8357271","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2018.8357271","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 19th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027374459","display_name":"Joohan Kim","orcid":"https://orcid.org/0000-0002-2979-1323"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Joohan Kim","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Seoul National University"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Seoul National University","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049474875","display_name":"Taewhan Kim","orcid":"https://orcid.org/0000-0002-6114-3772"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Taewhan Kim","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Seoul National University"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Seoul National University","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5027374459"],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03563514,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"94","last_page":"99"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.6245851516723633},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6022952795028687},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5911860466003418},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5103592276573181},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5087972283363342},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5062212347984314},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5000276565551758},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.4755929708480835},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4684966206550598},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4463561475276947},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.44525155425071716},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.4362814426422119},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4002593457698822},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23958295583724976},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2197677493095398},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20899474620819092},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.0964011549949646},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09378355741500854}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.6245851516723633},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6022952795028687},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5911860466003418},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5103592276573181},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5087972283363342},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5062212347984314},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5000276565551758},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4755929708480835},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4684966206550598},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4463561475276947},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.44525155425071716},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.4362814426422119},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4002593457698822},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23958295583724976},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2197677493095398},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20899474620819092},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.0964011549949646},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09378355741500854},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2018.8357271","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2018.8357271","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 19th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1981732673","https://openalex.org/W1988123824","https://openalex.org/W2066047491","https://openalex.org/W2069387786","https://openalex.org/W2101929352","https://openalex.org/W2102627413","https://openalex.org/W2120463846","https://openalex.org/W2129904319","https://openalex.org/W2144232914","https://openalex.org/W2155030922","https://openalex.org/W2165478440","https://openalex.org/W2296646873","https://openalex.org/W2532758336","https://openalex.org/W4237720872","https://openalex.org/W4238752581","https://openalex.org/W4256243490"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2090213929","https://openalex.org/W2474747038","https://openalex.org/W3006003651","https://openalex.org/W2137310043","https://openalex.org/W2127892766","https://openalex.org/W2617666058","https://openalex.org/W2169618112"],"abstract_inverted_index":{"For":[0],"high-speed":[1],"digital":[2],"circuits,":[3],"the":[4,29,51,56,94,97,108,118,132,159,205],"activation":[5],"of":[6,32,35,64,72,96,100,107,117,123,140,163],"all":[7],"flip-flops":[8,73,126],"that":[9,67,105,198],"are":[10],"used":[11,85],"to":[12,28,150,203],"store":[13],"data":[14],"should":[15],"be":[16,128],"strictly":[17],"synchronized":[18],"by":[19,208],"clock":[20,24,36,52,88,101,144],"signals":[21],"delivered":[22],"through":[23],"networks.":[25],"However,":[26],"due":[27],"high":[30,41],"frequency":[31],"simultaneous":[33],"switching":[34],"pins":[37],"in":[38,111,121,147],"flip-flops,":[39],"a":[40,70,79,112,138,148,168],"peak":[42,152,165,206],"power/ground":[43],"noise":[44],"(i.e.,":[45,142],"voltage":[46],"drop)":[47],"is":[48,201],"induced":[49],"at":[50],"boundary.":[53],"To":[54],"mitigate":[55],"current":[57,153,166,207],"noise,":[58],"we":[59,136],"employ":[60],"four":[61,98],"different":[62],"types":[63,99],"hardware":[65],"component":[66,103,160],"can":[68,127],"implement":[69],"set":[71],"and":[74,115,173,187],"their":[75],"driving":[76,113],"buffer":[77,114],"as":[78],"single":[80],"unit,":[81],"which":[82],"was":[83,104],"previously":[84],"for":[86,93],"reducing":[87],"power":[89],"consumption.":[90],"(The":[91],"idea":[92],"generation":[95],"boundary":[102,145],"one":[106,116],"two":[109,119],"inverters":[110,120],"each":[122],"its":[124],"driven":[125],"nullified":[129],"without":[130],"altering":[131],"circuit":[133],"functionality.)":[134],"Consequently,":[135],"have":[137,182],"flexibility":[139],"selecting":[141],"allocating)":[143],"components":[146],"way":[149],"reduce":[151,204],"under":[154],"timing":[155],"constraint.":[156],"We":[157,181],"formulate":[158],"allocation":[161],"problem":[162,172],"minimizing":[164],"into":[167],"multi-objective":[169],"shortest":[170],"path":[171],"solve":[174],"it":[175,189],"efficiently":[176],"using":[177],"an":[178],"approximation":[179],"algorithm.":[180],"implemented":[183],"our":[184,199],"proposed":[185],"approach":[186,200],"tested":[188],"with":[190],"ISCAS":[191],"benchmark":[192],"circuits.":[193],"The":[194],"experimental":[195],"results":[196],"confirm":[197],"able":[202],"27.7%~30.9%":[209],"on":[210],"average.":[211]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}