{"id":"https://openalex.org/W2610663466","doi":"https://doi.org/10.1109/isqed.2017.7918336","title":"SHA-3 implementation using ReRAM based in-memory computing architecture","display_name":"SHA-3 implementation using ReRAM based in-memory computing architecture","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2610663466","doi":"https://doi.org/10.1109/isqed.2017.7918336","mag":"2610663466"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2017.7918336","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2017.7918336","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074456876","display_name":"Debjyoti Bhattacharjee","orcid":"https://orcid.org/0000-0001-6561-8934"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Debjyoti Bhattacharjee","raw_affiliation_strings":["School of Computer Science & Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Science & Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025451495","display_name":"Vikramkumar Pudi","orcid":"https://orcid.org/0000-0003-3992-0624"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Vikramkumar Pudi","raw_affiliation_strings":["School of Computer Science & Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Science & Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089860351","display_name":"Anupam Chattopadhyay","orcid":"https://orcid.org/0000-0002-8818-6983"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Anupam Chattopadhyay","raw_affiliation_strings":["School of Computer Science & Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Science & Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5074456876"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.8601,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.75085804,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12236","display_name":"Photoreceptor and optogenetics research","score":0.9909999966621399,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.8787448406219482},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7750868797302246},{"id":"https://openalex.org/keywords/hash-function","display_name":"Hash function","score":0.5195175409317017},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48128384351730347},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4612054228782654},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.45264649391174316},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.41096335649490356},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4099465608596802},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3348240852355957},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14244961738586426},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.1022624671459198},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.0971839427947998},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09607020020484924}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.8787448406219482},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7750868797302246},{"id":"https://openalex.org/C99138194","wikidata":"https://www.wikidata.org/wiki/Q183427","display_name":"Hash function","level":2,"score":0.5195175409317017},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48128384351730347},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4612054228782654},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.45264649391174316},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.41096335649490356},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4099465608596802},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3348240852355957},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14244961738586426},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.1022624671459198},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.0971839427947998},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09607020020484924},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2017.7918336","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2017.7918336","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1977492474","https://openalex.org/W2000411280","https://openalex.org/W2036687738","https://openalex.org/W2087928947","https://openalex.org/W2099854998","https://openalex.org/W2185342914","https://openalex.org/W2286699138","https://openalex.org/W2295683497","https://openalex.org/W2345622364","https://openalex.org/W2399958287","https://openalex.org/W2404173250","https://openalex.org/W2433160560","https://openalex.org/W2504919933","https://openalex.org/W2538818567","https://openalex.org/W2556075366","https://openalex.org/W6674883141","https://openalex.org/W6697178350","https://openalex.org/W6724499246","https://openalex.org/W6728656975","https://openalex.org/W7034139361"],"related_works":["https://openalex.org/W4229452466","https://openalex.org/W2966276069","https://openalex.org/W2548107569","https://openalex.org/W2463286374","https://openalex.org/W2304829496","https://openalex.org/W2052332160","https://openalex.org/W2358307108","https://openalex.org/W3031124155","https://openalex.org/W2204001882","https://openalex.org/W190448578"],"abstract_inverted_index":{"Emerging":[0],"non-volatile":[1],"memory":[2],"(NVM)":[3],"technologies":[4],"with":[5],"computation":[6],"capabilities":[7],"can":[8],"be":[9],"effectively":[10],"leveraged":[11],"for":[12,105,125,133],"computing":[13,71,92,103],"tasks":[14],"on":[15],"resource-constrained":[16],"Internet":[17],"of":[18,46,52,57,94,108],"Things":[19],"(IoT)":[20],"nodes.":[21],"Redox-based":[22],"Resistive":[23],"RAM":[24],"(ReRAM)":[25],"is":[26,56,87,136],"a":[27,122,139],"promising":[28],"NVM":[29],"technology":[30],"due":[31],"to":[32,41,60,74,88,138],"its":[33],"high":[34],"density,":[35],"low":[36],"leakage":[37],"power":[38],"and":[39,63,67],"ability":[40],"perform":[42],"functionally":[43],"complete":[44],"set":[45],"Boolean":[47],"operations.":[48],"The":[49],"secure":[50],"transmission":[51],"IoT":[53],"sensory":[54],"data":[55],"paramount":[58],"importance":[59],"guard":[61],"confidentiality":[62],"authenticity.":[64],"However,":[65],"encryption":[66],"authentication":[68],"requires":[69],"additional":[70],"resources":[72],"leading":[73],"significant":[75],"performance":[76],"overhead.":[77],"An":[78],"alternative":[79],"approach,":[80],"as":[81,113],"explored":[82],"in":[83],"this":[84],"current":[85],"manuscript,":[86],"use":[89],"the":[90,130],"in-memory":[91,102],"capability":[93],"ReRAM.":[95],"In":[96,127],"particular,":[97],"we":[98],"study":[99],"ReRAM":[100],"based":[101],"architecture":[104,124],"round":[106],"function":[107],"cryptographic":[109],"hash":[110],"algorithm":[111],"known":[112],"SHA-3":[114],"or":[115],"Keccak.":[116],"Our":[117],"carefully":[118],"done":[119],"mapping":[120],"reveals":[121],"bit/word-serial":[123],"SHA-3.":[126],"that":[128],"respect,":[129],"estimated":[131],"throughput":[132],"ReRAM-based":[134],"implementation":[135],"comparable":[137],"highly":[140],"optimized,":[141],"bit-serial,":[142],"lightweight":[143],"CMOS":[144],"realization.":[145]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}