{"id":"https://openalex.org/W2610736103","doi":"https://doi.org/10.1109/isqed.2017.7918325","title":"Low-overhead implementation of logic encryption using gate replacement techniques","display_name":"Low-overhead implementation of logic encryption using gate replacement techniques","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2610736103","doi":"https://doi.org/10.1109/isqed.2017.7918325","mag":"2610736103"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2017.7918325","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2017.7918325","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100373745","display_name":"Xiaohong Chen","orcid":"https://orcid.org/0000-0002-9797-8384"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xiaoming Chen","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076951449","display_name":"Qiaoyi Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiaoyi Liu","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100445148","display_name":"Yu Wang","orcid":"https://orcid.org/0000-0002-0597-3544"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yu Wang","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088556682","display_name":"Qiang Xu","orcid":"https://orcid.org/0000-0001-6747-126X"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Xu","raw_affiliation_strings":["Department of Computer Science & Engineering, Chinese University of Hong Kong, Shatin, N.T., Hong Kong"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, Chinese University of Hong Kong, Shatin, N.T., Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023755254","display_name":"Huazhong Yang","orcid":"https://orcid.org/0000-0003-2421-353X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huazhong Yang","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100373745"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.6759,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.67138945,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"257","last_page":"263"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9886000156402588,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9776999950408936,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/xnor-gate","display_name":"XNOR gate","score":0.80359947681427},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.7839863896369934},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7049930691719055},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5095877647399902},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5075536966323853},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48428815603256226},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.45145073533058167},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4103865623474121},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3448634743690491},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3378957509994507},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1558459997177124},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.10275766253471375},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0865887701511383}],"concepts":[{"id":"https://openalex.org/C57684291","wikidata":"https://www.wikidata.org/wiki/Q1336142","display_name":"XNOR gate","level":4,"score":0.80359947681427},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.7839863896369934},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7049930691719055},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5095877647399902},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5075536966323853},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48428815603256226},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.45145073533058167},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4103865623474121},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3448634743690491},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3378957509994507},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1558459997177124},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.10275766253471375},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0865887701511383}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2017.7918325","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2017.7918325","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5799999833106995,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1504027613","https://openalex.org/W1524250393","https://openalex.org/W1973410838","https://openalex.org/W1986376163","https://openalex.org/W2000171858","https://openalex.org/W2008819052","https://openalex.org/W2012725064","https://openalex.org/W2024060531","https://openalex.org/W2099493071","https://openalex.org/W2110527999","https://openalex.org/W2124954128","https://openalex.org/W2126693329","https://openalex.org/W2151363206","https://openalex.org/W2157661732","https://openalex.org/W2284547673","https://openalex.org/W2343475170","https://openalex.org/W2346502084","https://openalex.org/W2499445168","https://openalex.org/W4230879447","https://openalex.org/W4253548266","https://openalex.org/W6724703443"],"related_works":["https://openalex.org/W2347708070","https://openalex.org/W1966764473","https://openalex.org/W2619968078","https://openalex.org/W2098419840","https://openalex.org/W2121963733","https://openalex.org/W2789349722","https://openalex.org/W1977171228","https://openalex.org/W2102927888","https://openalex.org/W4249951793","https://openalex.org/W2766377030"],"abstract_inverted_index":{"The":[0,101],"globalization":[1],"of":[2,79,87,103],"the":[3,65,80,88,94],"semiconductor":[4],"industry":[5],"has":[6],"caused":[7],"many":[8],"challenges":[9],"to":[10,45,63,77,85,109],"prevent":[11],"intellectual":[12],"property":[13],"(IP)":[14],"piracy.":[15],"Logic":[16],"encryption":[17,31,95,113],"is":[18,61,97],"an":[19],"effective":[20],"technique":[21],"for":[22],"hardware":[23],"IP":[24],"protection.":[25],"Researchers":[26],"have":[27],"proposed":[28],"various":[29,110],"logic":[30,112],"techniques,":[32],"which":[33],"introduce":[34],"large":[35],"overheads":[36,49],"in":[37],"delay,":[38],"power":[39,91],"and":[40,83,90],"area.":[41],"This":[42],"paper":[43],"aims":[44],"significantly":[46],"reduce":[47],"these":[48],"by":[50],"proposing":[51],"a":[52],"novel":[53],"gate":[54,104],"replacement-based":[55],"implementation.":[56],"A":[57],"simulated":[58],"annealing":[59],"algorithm":[60],"adopted":[62],"find":[64],"optimal":[66],"replacement":[67,105],"positions.":[68],"Experimental":[69],"results":[70],"show":[71],"that":[72],"our":[73],"implementation":[74],"reduces":[75],"15%":[76],"30%":[78],"area":[81],"overhead,":[82],"60%":[84],"80%":[86],"delay":[89],"overheads,":[92],"while":[93],"quality":[96],"almost":[98],"not":[99],"degraded.":[100],"idea":[102],"can":[106],"be":[107],"applied":[108],"XOR/XNOR-based":[111],"approaches.":[114]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}