{"id":"https://openalex.org/W2610591395","doi":"https://doi.org/10.1109/isqed.2017.7918317","title":"Clock tree optimization through selective airgap insertion","display_name":"Clock tree optimization through selective airgap insertion","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2610591395","doi":"https://doi.org/10.1109/isqed.2017.7918317","mag":"2610591395"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2017.7918317","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2017.7918317","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001898344","display_name":"Daijoon Hyun","orcid":"https://orcid.org/0000-0002-0576-9666"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Daijoon Hyun","raw_affiliation_strings":["KAIST, School of Electrical Engineering, Daejeon, Korea"],"affiliations":[{"raw_affiliation_string":"KAIST, School of Electrical Engineering, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056176043","display_name":"Wachirawit Ponghiran","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Wachirawit Ponghiran","raw_affiliation_strings":["KAIST, School of Electrical Engineering, Daejeon, Korea"],"affiliations":[{"raw_affiliation_string":"KAIST, School of Electrical Engineering, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020011072","display_name":"Youngsoo Shin","orcid":"https://orcid.org/0000-0002-7474-9212"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngsoo Shin","raw_affiliation_strings":["KAIST, School of Electrical Engineering, Daejeon, Korea"],"affiliations":[{"raw_affiliation_string":"KAIST, School of Electrical Engineering, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5001898344"],"corresponding_institution_ids":["https://openalex.org/I157485424"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03651441,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"203","last_page":"208"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11661","display_name":"Copper Interconnects and Reliability","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7706483602523804},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6376473307609558},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6290507316589355},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6220239996910095},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5537784099578857},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.5314770340919495},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4443337619304657},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.4161873459815979},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3800661861896515},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3566131591796875},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3387836813926697},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3264465034008026},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3058013916015625},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2983546257019043},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2364024519920349},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.21124419569969177},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09530702233314514}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7706483602523804},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6376473307609558},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6290507316589355},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6220239996910095},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5537784099578857},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.5314770340919495},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4443337619304657},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.4161873459815979},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3800661861896515},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3566131591796875},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3387836813926697},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3264465034008026},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3058013916015625},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2983546257019043},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2364024519920349},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.21124419569969177},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09530702233314514},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2017.7918317","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2017.7918317","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1966797259","https://openalex.org/W1972638602","https://openalex.org/W1992771710","https://openalex.org/W2054507614","https://openalex.org/W2121969029","https://openalex.org/W2166096548","https://openalex.org/W2177464011","https://openalex.org/W2403375097","https://openalex.org/W4242440486","https://openalex.org/W4247985547","https://openalex.org/W6648499828","https://openalex.org/W6663838521"],"related_works":["https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W2559451387","https://openalex.org/W2144282137","https://openalex.org/W2199871724","https://openalex.org/W2803012234","https://openalex.org/W2617666058","https://openalex.org/W2127892766","https://openalex.org/W2087612346","https://openalex.org/W1490763633"],"abstract_inverted_index":{"Airgap":[0],"refers":[1],"to":[2,34,60,85],"a":[3,25,103],"void":[4],"inserted":[5,61],"in":[6,20,31,56,91,97,107],"some":[7],"inter":[8],"metal":[9],"dielectric":[10],"(IMD).":[11],"It":[12],"brings":[13],"about":[14],"reduced":[15],"permittivity":[16],"and":[17,51,94],"corresponding":[18],"reduction":[19,55,90,96],"coupling":[21],"capacitance.":[22],"We":[23],"address":[24],"problem":[26,67],"of":[27,102],"selective":[28],"airgap":[29,62],"insertion":[30],"clock":[32,36,48,57,92,98],"wires":[33],"reduce":[35],"skew":[37,58,93],"as":[38,40,70],"well":[39],"power":[41],"consumption.":[42],"This":[43],"is":[44,63,68,78,83],"performed":[45],"after":[46],"conventional":[47],"tree":[49],"construction":[50],"optimization,":[52],"so":[53],"the":[54],"due":[59],"additional":[64],"benefit.":[65],"The":[66],"formulated":[69],"linear":[71],"programming":[72],"(LP);":[73],"more":[74],"practical":[75],"heuristic":[76],"algorithm":[77],"also":[79],"proposed,":[80],"whose":[81],"performance":[82],"comparable":[84],"LP.":[86],"Experiments":[87],"demonstrate":[88],"17.0%":[89],"11.1%":[95],"power,":[99],"on":[100],"average":[101],"few":[104],"test":[105],"circuits":[106],"28-nm":[108],"technology.":[109]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}