{"id":"https://openalex.org/W2611892465","doi":"https://doi.org/10.1109/isqed.2017.7918315","title":"Off-chip test architecture for improving multi-site testing efficiency using tri-state decoder and 3V-level encoder","display_name":"Off-chip test architecture for improving multi-site testing efficiency using tri-state decoder and 3V-level encoder","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2611892465","doi":"https://doi.org/10.1109/isqed.2017.7918315","mag":"2611892465"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2017.7918315","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2017.7918315","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036881913","display_name":"Sungyoul Seo","orcid":"https://orcid.org/0000-0001-9469-758X"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Sungyoul Seo","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010275772","display_name":"Hyeonchan Lim","orcid":"https://orcid.org/0009-0000-8331-7684"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyeonchan Lim","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015238797","display_name":"So Yeon Kang","orcid":"https://orcid.org/0000-0002-3209-9418"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Soyeon Kang","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068528309","display_name":"Sungho Kang","orcid":"https://orcid.org/0000-0002-7093-2095"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungho Kang","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5036881913"],"corresponding_institution_ids":["https://openalex.org/I193775966"],"apc_list":null,"apc_paid":null,"fwci":0.4506,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.59054649,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"191","last_page":"195"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.7812303900718689},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7640048265457153},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6577818989753723},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6438987255096436},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.5774050951004028},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.5236675143241882},{"id":"https://openalex.org/keywords/test-data","display_name":"Test data","score":0.5191603899002075},{"id":"https://openalex.org/keywords/automatic-test-equipment","display_name":"Automatic test equipment","score":0.4864068031311035},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.47547903656959534},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44616854190826416},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4331931173801422},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.38540494441986084},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36747241020202637},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.2885526716709137},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2430645227432251},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07997643947601318},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0605090856552124},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.059768617153167725}],"concepts":[{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.7812303900718689},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7640048265457153},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6577818989753723},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6438987255096436},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.5774050951004028},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.5236675143241882},{"id":"https://openalex.org/C16910744","wikidata":"https://www.wikidata.org/wiki/Q7705759","display_name":"Test data","level":2,"score":0.5191603899002075},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.4864068031311035},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.47547903656959534},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44616854190826416},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4331931173801422},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.38540494441986084},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36747241020202637},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.2885526716709137},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2430645227432251},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07997643947601318},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0605090856552124},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.059768617153167725},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2017.7918315","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2017.7918315","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1974265980","https://openalex.org/W2018210076","https://openalex.org/W2106186395","https://openalex.org/W2118932352","https://openalex.org/W2120724425","https://openalex.org/W2134415747","https://openalex.org/W2153208491","https://openalex.org/W6679974614"],"related_works":["https://openalex.org/W2543176856","https://openalex.org/W1863819993","https://openalex.org/W2157212570","https://openalex.org/W3088373974","https://openalex.org/W2149211345","https://openalex.org/W2624668974","https://openalex.org/W2806771822","https://openalex.org/W4230966676","https://openalex.org/W2144004661","https://openalex.org/W2799101079"],"abstract_inverted_index":{"Over":[0],"recent":[1],"generations,":[2],"multi-site":[3,80,134],"testing":[4,81,135],"became":[5],"the":[6,9,17,35,44,47,50,104,109,120,133,165],"trend":[7],"in":[8,34,46,159],"semiconductor":[10],"test":[11,22,39,52,61,64,76,98,105,110,130],"technology.":[12],"According":[13],"to":[14,55,95,164],"this":[15,69,114,129],"trend,":[16],"solution":[18],"using":[19],"low-end":[20],"automatic":[21],"equipment":[23],"(ATE)":[24],"and":[25,40,89,108,148,151],"built":[26],"off":[27],"self-test":[28],"(BOST)":[29],"have":[30],"been":[31],"extensively":[32],"researched":[33],"field":[36],"of":[37,86,161],"memory":[38,48],"logic":[41,51],"test.":[42],"Despite":[43],"success":[45],"test,":[49],"still":[53],"has":[54],"solve":[56],"some":[57],"problems":[58],"such":[59],"as":[60],"pin":[62,106],"counts,":[63],"data":[65,111],"volume,":[66],"etc.":[67],"In":[68],"paper,":[70],"we":[71],"present":[72],"a":[73],"new":[74],"off-chip":[75,115],"architecture":[77,131],"for":[78],"improving":[79],"efficiency,":[82],"which":[83],"is":[84,93,116],"composed":[85],"tri-state":[87],"decoders":[88],"3V-level":[90],"encoders.":[91],"It":[92],"useful":[94],"improve":[96],"total":[97],"application":[99],"time":[100],"(TAT)":[101],"by":[102,140],"reducing":[103,138],"counts":[107],"volume.":[112],"Moreover,":[113],"easily":[117],"compatible":[118],"with":[119],"existing":[121],"scan":[122],"compression":[123],"method.":[124],"Experimental":[125],"results":[126],"show":[127],"that":[128],"improves":[132],"efficiency":[136],"through":[137],"TAT":[139],"20%":[141],"on":[142,146],"both":[143],"International":[144,153],"Symposium":[145],"Circuits":[147],"Systems":[149],"(ISCAS)'89":[150],"large":[152],"Test":[154],"Conference":[155],"(ITC)'99":[156],"benchmark":[157],"circuits":[158],"all":[160],"cases":[162],"compared":[163],"previous":[166],"works.":[167]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}