{"id":"https://openalex.org/W2610894054","doi":"https://doi.org/10.1109/isqed.2017.7918305","title":"A case for standard-cell based RAMs in highly-ported superscalar processor structures","display_name":"A case for standard-cell based RAMs in highly-ported superscalar processor structures","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2610894054","doi":"https://doi.org/10.1109/isqed.2017.7918305","mag":"2610894054"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2017.7918305","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2017.7918305","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047515377","display_name":"SungKwan Ku","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sungkwan Ku","raw_affiliation_strings":["North Carolina State University, Raleigh, NC, USA"],"affiliations":[{"raw_affiliation_string":"North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081295513","display_name":"Elliott Forbes","orcid":null},"institutions":[{"id":"https://openalex.org/I4657992","display_name":"University of Wisconsin\u2013La Crosse","ror":"https://ror.org/00x8ccz20","country_code":"US","type":"education","lineage":["https://openalex.org/I4657992"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Elliott Forbes","raw_affiliation_strings":["University of Wisconsin-La Crosse, La Crosse, WI, USA"],"affiliations":[{"raw_affiliation_string":"University of Wisconsin-La Crosse, La Crosse, WI, USA","institution_ids":["https://openalex.org/I4657992"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019277221","display_name":"Rangeen Basu Roy Chowdhury","orcid":null},"institutions":[{"id":"https://openalex.org/I4210128612","display_name":"Mission College","ror":"https://ror.org/035fpgr29","country_code":"US","type":"education","lineage":["https://openalex.org/I4210128612"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rangeen Basu Roy Chowdhury","raw_affiliation_strings":["Intel, 2200 Mission College Blvd, Santa Clara, CA USA"],"affiliations":[{"raw_affiliation_string":"Intel, 2200 Mission College Blvd, Santa Clara, CA USA","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I4210128612"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090803057","display_name":"Eric Rotenberg","orcid":"https://orcid.org/0000-0002-0406-1973"},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]},{"id":"https://openalex.org/I4210111675","display_name":"Market Matters","ror":"https://ror.org/021yan307","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210111675"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eric Rotenberg","raw_affiliation_strings":["QUALCOMM Inc, San Diego, CA, US"],"affiliations":[{"raw_affiliation_string":"QUALCOMM Inc, San Diego, CA, US","institution_ids":["https://openalex.org/I4210087596","https://openalex.org/I4210111675"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5047515377"],"corresponding_institution_ids":["https://openalex.org/I137902535"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.04405286,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"131","last_page":"137"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7822532653808594},{"id":"https://openalex.org/keywords/porting","display_name":"Porting","score":0.7812957763671875},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.6755967736244202},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6194793581962585},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4929077625274658},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.4751841127872467},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41584211587905884},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4008524417877197},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36390337347984314},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.2130628228187561},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.20801737904548645},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14711546897888184}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7822532653808594},{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.7812957763671875},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.6755967736244202},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6194793581962585},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4929077625274658},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.4751841127872467},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41584211587905884},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4008524417877197},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36390337347984314},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.2130628228187561},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.20801737904548645},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14711546897888184},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2017.7918305","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2017.7918305","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6000000238418579}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1970900297","https://openalex.org/W2039285379","https://openalex.org/W2069851236","https://openalex.org/W2073989151","https://openalex.org/W2079163915","https://openalex.org/W2084927653","https://openalex.org/W2108616660","https://openalex.org/W2120000030","https://openalex.org/W2246798966","https://openalex.org/W2411163968"],"related_works":["https://openalex.org/W2356602486","https://openalex.org/W2351992668","https://openalex.org/W2324828474","https://openalex.org/W2374315191","https://openalex.org/W2391207559","https://openalex.org/W2384715785","https://openalex.org/W2349624418","https://openalex.org/W3043327176","https://openalex.org/W2589715212","https://openalex.org/W1986774039"],"abstract_inverted_index":{"Highly-ported":[0],"memories":[1,28,45,88],"are":[2,74],"pervasive":[3],"within":[4],"superscalar":[5],"processors.":[6],"Accordingly,":[7],"they":[8],"have":[9],"been":[10],"targets":[11],"for":[12,42,59],"full-custom":[13,24,70,87,183],"design":[14,25],"using":[15],"multi-ported":[16],"versions":[17],"of":[18,26,55,81,91,127,164,178],"the":[19,40,125,128,154],"6T":[20],"SRAM":[21],"bitcell.":[22],"Unfortunately,":[23],"highly-ported":[27,44],"is":[29,124,150],"becoming":[30],"exceedingly":[31],"difficult":[32],"in":[33,89,170,181],"deep":[34],"sub-micron":[35],"technologies.":[36],"This":[37],"paper":[38],"makes":[39],"case":[41],"implementing":[43],"with":[46,86,101,174],"standard":[47,115,165],"cells":[48],"(flip-flops,":[49],"muxes,":[50],"clock":[51,107],"buffers).":[52],"In":[53],"lieu":[54],"exotic":[56],"peripheral":[57],"circuits":[58],"each":[60],"port,":[61],"standard-cell":[62,72,98,139],"SRAMs":[63],"use":[64],"muxes.":[65],"Consequently,":[66],"area":[67,144],"differences":[68],"between":[69],"and":[71,93,117,145,149],"designs":[73,167],"greatly":[75],"reduced":[76],"at":[77],"a":[78,97,110,119,132,182],"high":[79],"number":[80],"ports.":[82],"To":[83],"also":[84],"compete":[85],"terms":[90],"timing":[92],"power,":[94,148],"we":[95],"introduce":[96],"memory":[99,129,140,156],"compiler":[100],"three":[102],"key":[103],"features:":[104],"(i)":[105],"per-row":[106],"gating,":[108],"(ii)":[109],"new":[111],"tri-state":[112],"based":[113],"mux":[114],"cell,":[116],"(iii)":[118],"modular":[120,138],"layout":[121],"strategy,":[122],"which":[123],"centerpiece":[126],"compiler.":[130],"For":[131],"16-read/8-write":[133],"128-entry":[134],"register":[135],"file,":[136],"our":[137],"consumes":[141],"13%":[142],"more":[143,147],"4%":[146],"35%":[151],"faster,":[152],"than":[153],"custom":[155],"produced":[157],"by":[158],"FabMem.":[159],"The":[160],"automatic":[161],"(built-in)":[162],"robustness":[163],"cell":[166],"further":[168],"weigh":[169],"their":[171],"favor,":[172],"contrasted":[173],"exquisite":[175],"transistor":[176],"sizing/tuning":[177],"intertwined":[179],"sub-circuits":[180],"design.":[184]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}