{"id":"https://openalex.org/W2611351001","doi":"https://doi.org/10.1109/isqed.2017.7918301","title":"Performance- and energy-aware optimization of BEOL interconnect stack geometry in advanced technology nodes","display_name":"Performance- and energy-aware optimization of BEOL interconnect stack geometry in advanced technology nodes","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2611351001","doi":"https://doi.org/10.1109/isqed.2017.7918301","mag":"2611351001"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2017.7918301","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2017.7918301","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079796733","display_name":"Kwangsoo Han","orcid":"https://orcid.org/0000-0003-0433-967X"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kwangsoo Han","raw_affiliation_strings":["ECE Department, UC San Diego, La Jolla, CA"],"affiliations":[{"raw_affiliation_string":"ECE Department, UC San Diego, La Jolla, CA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073558386","display_name":"Andrew B. Kahng","orcid":"https://orcid.org/0000-0002-4490-5018"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew B. Kahng","raw_affiliation_strings":["ECE Department, UC San Diego, La Jolla, CA"],"affiliations":[{"raw_affiliation_string":"ECE Department, UC San Diego, La Jolla, CA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100648766","display_name":"Hyein Lee","orcid":"https://orcid.org/0000-0001-8037-2207"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hyein Lee","raw_affiliation_strings":["ECE Department, UC San Diego, La Jolla, CA"],"affiliations":[{"raw_affiliation_string":"ECE Department, UC San Diego, La Jolla, CA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051578140","display_name":"Lutong Wang","orcid":"https://orcid.org/0000-0003-3702-5095"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lutong Wang","raw_affiliation_strings":["ECE Department, UC San Diego, La Jolla, CA"],"affiliations":[{"raw_affiliation_string":"ECE Department, UC San Diego, La Jolla, CA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5079796733"],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":0.43,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.63876258,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7472637891769409},{"id":"https://openalex.org/keywords/back-end-of-line","display_name":"Back end of line","score":0.5624755024909973},{"id":"https://openalex.org/keywords/stack","display_name":"Stack (abstract data type)","score":0.48325401544570923},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47611767053604126},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.41755279898643494},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4167354702949524},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22292175889015198},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08852463960647583}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7472637891769409},{"id":"https://openalex.org/C2776628375","wikidata":"https://www.wikidata.org/wiki/Q4839229","display_name":"Back end of line","level":3,"score":0.5624755024909973},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.48325401544570923},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47611767053604126},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.41755279898643494},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4167354702949524},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22292175889015198},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08852463960647583},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2017.7918301","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2017.7918301","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6600000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1987353453","https://openalex.org/W1990679103","https://openalex.org/W1996212848","https://openalex.org/W2072607061","https://openalex.org/W2102378996","https://openalex.org/W2127005713","https://openalex.org/W2135383823","https://openalex.org/W2140523969","https://openalex.org/W2149815492","https://openalex.org/W2151817873","https://openalex.org/W2153078415","https://openalex.org/W2159835247","https://openalex.org/W2174795997","https://openalex.org/W2400294317","https://openalex.org/W4236005074","https://openalex.org/W4254274752","https://openalex.org/W6679043201"],"related_works":["https://openalex.org/W2380576232","https://openalex.org/W2937054111","https://openalex.org/W2066223521","https://openalex.org/W2013178899","https://openalex.org/W373327546","https://openalex.org/W2321534397","https://openalex.org/W2058958858","https://openalex.org/W2148243540","https://openalex.org/W2077601556","https://openalex.org/W2136403807"],"abstract_inverted_index":{"In":[0,82],"advanced":[1],"technology":[2],"nodes,":[3],"BEOL":[4,43,76,87,138,185],"interconnect":[5,20,29,88,176],"stack":[6,89,139,186],"geometry":[7,90],"has":[8],"become":[9],"a":[10,53,145],"key":[11],"lever":[12],"for":[13,144],"design":[14,194],"enablement.":[15],"The":[16],"rapid":[17],"increase":[18],"of":[19,42,107,157,184],"RC":[21],"leads":[22],"to":[23,52,60,74,111,151,160],"not":[24,71],"only":[25],"performance":[26],"loss":[27],"from":[28],"delay":[30],"increase,":[31],"but":[32],"circuit":[33,161],"power":[34,65,152],"and":[35,49,66,97,118,125,153,180],"area":[36],"degradation":[37],"as":[38],"well.":[39],"Thus,":[40],"optimization":[41],"dimensions":[44],"(i.e.,":[45],"wire":[46,93,98,147],"width,":[47],"spacing":[48],"thickness":[50],"subject":[51],"given":[54,146],"layers":[55,177],"pitch":[56,148],"constraint)":[57],"is":[58,70],"crucial":[59],"achieve":[61],"better":[62],"product":[63],"performance,":[64],"area.":[67],"However,":[68],"it":[69],"obvious":[72],"how":[73],"optimize":[75],"dimensions,":[77],"especially":[78],"in":[79],"sub-10nm":[80],"nodes.":[81],"this":[83],"work,":[84],"we":[85,133],"study":[86],"by":[91],"exploring":[92],"aspect":[94],"ratio":[95],"(AR)":[96],"line-space":[99],"duty":[100],"cycle":[101],"(DC).":[102],"We":[103],"perform":[104,120],"SPICE-based":[105],"analyses":[106],"timing":[108],"path":[109],"delays":[110],"find":[112],"delay-":[113],"or":[114],"power-optimal":[115],"(AR,DC)":[116,143,159,173],"combinations,":[117],"also":[119],"block-level":[121],"studies":[122],"with":[123,149],"placed":[124],"routed":[126],"designs.":[127],"Based":[128],"on":[129,137],"our":[130],"experimental":[131],"results,":[132],"provide":[134],"various":[135],"insights":[136],"geometry:":[140],"(i)":[141],"optimal":[142,158,172],"respect":[150],"delay;":[154],"(ii)":[155],"sensitivities":[156],"parameters":[162],"(e.g.,":[163],"driver":[164],"strength,":[165],"input":[166],"slew,":[167],"output":[168],"load,":[169],"wirelength);":[170],"(iii)":[171],"when":[174],"multiple":[175],"are":[178],"considered;":[179],"(iv)":[181],"potential":[182],"impacts":[183],"optimizations":[187],"within":[188],"future":[189],"design-aware":[190],"manufacturing":[191],"and/or":[192],"manufacturing-aware":[193],"methodologies.":[195]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}