{"id":"https://openalex.org/W2408245605","doi":"https://doi.org/10.1109/isqed.2016.7479234","title":"Impact of interconnect variability on circuit performance in advanced technology nodes","display_name":"Impact of interconnect variability on circuit performance in advanced technology nodes","publication_year":2016,"publication_date":"2016-03-01","ids":{"openalex":"https://openalex.org/W2408245605","doi":"https://doi.org/10.1109/isqed.2016.7479234","mag":"2408245605"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2016.7479234","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2016.7479234","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059513566","display_name":"Divya Prasad","orcid":"https://orcid.org/0000-0003-3110-7719"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Divya Prasad","raw_affiliation_strings":["Georgia Institute of Technology, GA, USA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064738995","display_name":"Chenyun Pan","orcid":"https://orcid.org/0000-0001-9161-1728"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chenyun Pan","raw_affiliation_strings":["Georgia Institute of Technology, GA, USA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080526846","display_name":"Azad Naeemi","orcid":"https://orcid.org/0000-0003-4774-9046"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Azad Naeemi","raw_affiliation_strings":["Georgia Institute of Technology, GA, USA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5059513566"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":0.5513,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.70093778,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"76","issue":null,"first_page":"398","last_page":"404"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6925418972969055},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.6045382022857666},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5489266514778137},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.4904288947582245},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4821293354034424},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4750133454799652},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.4346562623977661},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.42391514778137207},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3709754943847656},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24172741174697876},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24066442251205444},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.20209047198295593},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11765238642692566},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09528082609176636}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6925418972969055},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.6045382022857666},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5489266514778137},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.4904288947582245},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4821293354034424},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4750133454799652},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.4346562623977661},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.42391514778137207},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3709754943847656},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24172741174697876},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24066442251205444},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.20209047198295593},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11765238642692566},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09528082609176636},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2016.7479234","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2016.7479234","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5400000214576721}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1573487534","https://openalex.org/W1967125811","https://openalex.org/W2004752952","https://openalex.org/W2013125835","https://openalex.org/W2023141502","https://openalex.org/W2033443176","https://openalex.org/W2069377610","https://openalex.org/W2091838795","https://openalex.org/W2135407913","https://openalex.org/W2142992648","https://openalex.org/W2157973254","https://openalex.org/W2169432929","https://openalex.org/W2171489255","https://openalex.org/W4285719527","https://openalex.org/W6680107091"],"related_works":["https://openalex.org/W1991973217","https://openalex.org/W4242813950","https://openalex.org/W2084737927","https://openalex.org/W2157788653","https://openalex.org/W2544996743","https://openalex.org/W2092995278","https://openalex.org/W2143930978","https://openalex.org/W4241171805","https://openalex.org/W85694287","https://openalex.org/W2885593162"],"abstract_inverted_index":{"Interconnects":[0],"are":[1],"one":[2],"of":[3,20,30,43,81,107],"the":[4,28,54,79,108,112,116,122,126,142],"main":[5],"bottlenecks":[6],"to":[7,23,111,136],"circuit":[8,21,51,85,102,109],"performance,":[9],"with":[10,125],"increasing":[11,105],"importance":[12],"in":[13,53,91,100,115],"advanced":[14],"technology":[15,58],"nodes.":[16],"With":[17],"increased":[18],"sensitivity":[19],"delay":[22],"interconnect":[24,71,74,82,147],"parasitics,":[25],"we":[26,39,61,77],"study":[27,41,67,78,88],"impact":[29,69],"process":[31],"variation":[32,114],"on":[33,36,50,70,84],"interconnects.":[34],"Based":[35],"GDSII-level":[37],"layouts,":[38],"accurately":[40],"sources":[42],"systematic":[44],"variability":[45],"and":[46,66,73,129],"quantify":[47],"their":[48,68],"repercussions":[49],"performance":[52,110],"ITRS":[55],"11":[56],"nm":[57],"node.":[59],"Additionally,":[60],"compare":[62,121],"three":[63],"lithography":[64],"schemes":[65],"capacitance":[72,96],"resistance.":[75],"Consequently,":[76],"influence":[80],"RC":[83],"performance.":[86],"The":[87],"shows":[89],"that,":[90],"multi-gate":[92],"transistor":[93],"technology,":[94],"wire":[95],"is":[97,133],"less":[98],"important":[99],"determining":[101],"delay,":[103],"thus":[104],"tolerance":[106],"overlay":[113],"litho-etch-litho-etch":[117],"(LELE)":[118],"lithography.":[119],"We":[120,138],"LELE":[123],"patterning":[124,145],"self-aligned-double-patterning":[127],"(SADP),":[128],"show":[130,140],"that":[131],"it":[132],"more":[134],"resistant":[135],"variability.":[137,148],"also":[139],"how":[141],"self-aligned-quadruple-patterning":[143],"(SAQP)":[144],"impacts":[146]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}